University of Louisville

ThinkIR: The University of Louisville's Institutional Repository

Electronic Theses and Dissertations

5-1983

A master clock for the Speed School impulse clock system using WWV time information

John E. Pfeifer Jr. University of Louisville

Follow this and additional works at: https://ir.library.louisville.edu/etd

Part of the Electrical and Computer Engineering Commons

Recommended Citation

Pfeifer, John E. Jr., "A master clock for the Speed School impulse clock system using WWV time information" (1983). *Electronic Theses and Dissertations*. Paper 3669. https://doi.org/10.18297/etd/3669

This Master's Thesis is brought to you for free and open access by ThinkIR: The University of Louisville's Institutional Repository. It has been accepted for inclusion in Electronic Theses and Dissertations by an authorized administrator of ThinkIR: The University of Louisville's Institutional Repository. This title appears here courtesy of the author, who has retained all other copyrights. For more information, please contact thinkir@louisville.edu.

A MASTER CLOCK FOR THE SPEED SCHOOL IMPULSE CLOCK SYSTEM USING WWV TIME INFORMATION

By.

John E. Pfeifer, Jr. B.S., University of Louisville, 1980

1040

A Thesis Submitted to the Faculty of the University of Louisville Speed Scientific School as Partial Fulfillment of the Requirements for the Professional Degree

MASTER OF ENGINEERING

Department of Electrical Engineering

May 1983

A MASTER CLOCK FOR THE SPEED SCHOOL IMPULSE CLOCK SYSTEM USING WWV TIME INFORMATION

Submitted by: John E. Pfifer Jr.

A Thesis Approved on

February 18, 1983

by the Following Reading and Examination Committee:

Willeam At. Maire

Thesis Director, William H. Pierce

. Horowitz ollins

ii

ACKNOWLEDGEMENTS

The author would like to thank, in general, everyone that contributed to the completion of this thesis project and, in particular:

Dr. William H. Pierce for agreeing to serve as thesis director and for his technical guidance while serving as director.

Dr. Robert L. Collins and Dr. Barry R. Horowitz for **serving** as thesis committee members.

Mr. Thomas Bisch, Mr. William Hawkins, and Mr. Ernest milliams of the Electronics Shop for their for their cheerful and courteous assistance.

Mrs. Shirley Tomes for her typing "par excellence",

And last, but not least, his parents, Jack and Mary Margaret Pfeifer, and his brothers and sisters, Marty, Julie, Tom, and Sally for their more than ample encouragement and support.

iii

ABSTRACT

Since approximately February of 1979, the Speed School impulse clock system has not functioned due to a worn-out master clock that was never replaced because of a lack of funds. For this thesis project, a solid-state master clock that performs the same functions as the old mechanical master clock was built for less than \$200. The new clock features accuracy traceable to the National Bureau of Standards, automatic reset after a power-down and subsequent power-up, and a daylight savings time provision. A decoder that recovers time information broadcast by radio station WWV from Fort Collins, Colorado was built and interfaced to the master clock to provide the accuracy traceable to the National Bureau of Standards.

TABLE OF CONTENTS

P. APPROVAL PAGE	age ii
ACKNOWLEDGEMENTS	iii
ABSTRACT	iv
TABLE OF CONTENTS	v
LIST OF TABLES	vii
LIST OF FIGURES	viii
I. INTRODUCTION	1
<pre>II. CLOCK SYSTEM DESCRIPTION A. Master Clock B. Master Control Box C. Relay Box D. School Wall Clocks</pre>	3 3 3 6 8
<pre>III. NEW MASTER CLOCK. A. General Function. B. Master Clock Hardware. 1. MC6802 Microprocessor. 2. MM58167 Real-Time Clock. 3. WWV Decoder. 4. EST, EDT Switch. 5. MC6821 PIA. 6. 2716 EPROM. 7. Address Decoding. 8. Clock Pulser</pre>	12 12 15 15 16 16 17 17 17
C. Master Clock Software. 1. Addition and Subtraction of BCD Numbers. 2. Description of Software. a. Initialization. b. Reset Subroutine. c. Monitor Subroutine. d. Interrupt Program. e. Pulser Routine. f. Second Delay Routine. g. Twelve-Hour Format Routine. h. Minutes Difference Routine. i. Hours Difference Routine.	21 21 22 22 22 23 23 25 25 25 25 26 26

* 1

		27		Page
		j k	Add One Minute to a Time	26
			Routine	26
		1 -	Fifty-Minute Switch Routine	27
		m .	Catch-up Routine	27
		n.	Short Delay Routine	21
IV.	WWV	DECODER		28
	Α.	Backgrou	and on Time Services	28
	в.	Decoding	g Circuitry	30
V	CON	TUSTONS	AND RECOMMENDATIONS	30
v .	COM	LIUDIONO	AND NECOMPENDATIOND	57
REFEREN	NCES		• • • • • • • • • • • • • • • • • • • •	40
BIBLIO	GRAPI	НҮ		41
APPEND	IXI	MAST	FER CLOCK OPERATION PROCEDURE	
		AND	MASTER CLOCK AND WWV DECODER	
		DISA	ASSEMBLY GUIDE	42
APPEND	IX II	I MM58	8167 AND MC6802 DATA SHEETS	50
APPEND:	IX II	II SYST	FEM SOFTWARE ASSEMBLED LISTING	
		AND	FLOWCHARTS	61
APPEND:	IX IV	V BOAI	RD LAYOUTS AND PIN DIAGRAMS OF	
		NEW	MASTER CLOCK AND WWV DECODER	87
APPEND:	IX V	WWV	RECEIVER AND POWER SUPPLY	
		SCHI	EMATICS	95
APPEND.	IX V	I MAST	TER CLOCK, WWV DECODER, AND	00
		POWE	ER SUPPLY ITEMIZED COSTS	98
APPEND.	IX V.	II TROU	JELESHOUTING GUIDE	102
VITA				105
Contraction of the second second	The second s			

LIST OF TABLES

TABLE	I	SPEED SCHOOL IMPULSE CLOCK SYSTEM	Page 11
TABLE	II	MASTER CLOCK PRICE LIST	99
TABLE	III	WWV DECODER PRICE LIST	100
TABLE	IV	POWER SUPPLY PRICE LIST	101

 $(\mathbf{a})_{\mathbf{a}}$

LIST OF FIGURES

			F	ane
FIGURE	1	Old Master Clock	•	4
FIGURE	2	Master Control Box	•	5
FIGURE	3	Relay Box	•	7
FIGURE	4	Wall Clock Coil Connections	•	9
FIGURE	5	New Master Clock	•	13
FIGURE	6	Hardware Block Diagram	•	14
FIGURE	7	Address Decoding	•	18
FIGURE	8	Clock Pulser	•	20
FIGURE	9	WWV Broadcast Format	•	29
FIGURE	10	WWV Guardband	•	29
FIGURE	11	WWV Time Code	•	31
FIGURE	12	Analog Decoding Circuitry	•	32
FIGURE	13	Envelope Detector	•	33
FIGURE	14	Schmitt Trigger Characteristics	•	35
FIGURE	15	Digital Decoding Block Diagram	•	36
FIGURE	16	Timing Diagram	•	38
FIGURE	17	Clock Advancement Connections	•	41
FIGURE	18	Proper Decoder Waveform	•	47

3.1

I. INTRODUCTION

The Speed School impulse clock system has not been working since approximately February of 1979, when an old mechanical master clock that controlled the school clocks wore out. Shortly after the clocks stopped working, a bid of \$900 was submitted to make the clocks operational again. No funds were available at the time and the clocks were never repaired. The goal of this thesis project was to build another more advanced master clock that could be hooked up to the existing clock system, yet be all solid-state.

The new master clock was designed to have automatic reset capability after a power-down, a daylight-savings-time provision, and more accuracy than the old master clock. A microprocessor-based system was chosen for implementing the desired functions, since the cost of such systems has become very low, considering the flexibility that such a system provides. An MC6802 microprocessor was chosen since it has an internal clock-generating circuit and on-chip RAM that can be maintained during a power-down. Additional support devices included a microprocessor-compatible real-time clock, Erasable Programmable Read Only Memory (EPROM), and address decoding logic. Software for the master clock was developed with the Tektronix 8002A Development System.

In addition to this microcomputer unit, a separate WWV decoder was built to retrieve time information broadcast by radio station WWV. This decoder was then interfaced to the microcomputer to provide periodic updating of the real-time clock. In the following chapters, specifics of school clock operation, new master clock design, and WWV decoder design are presented.

181

II. CLOCK SYSTEM DESCRIPTION

The Speed School impulse clock system consists of a master clock, a master control box, two relay boxes, and the individual wall clocks. A brief description of each subsystem follows.

A. <u>Master Clock</u>

The old master clock, shown in FIGURE 1, consisted of a series of cam-actuated mechanical switches that opened and closed at different intervals. Switches one through four controlled an AC voltage, while switch five controlled a DC voltage. The time base for the master clock was a large pendulum connected to a series of gears that turned the switch cams. Originally located in Room 102 of W. S. Speed Hall, the master clock was connected to a master control box in Room 3 of W. S. Speed by seven wires in a section of conduit. In 1979, this mechanical clock apparently wore out and has never been replaced. The new master clock built for this thesis project will replace the old master clock.

B. <u>Master Control Box</u>

The master control box, shown in FIGURE 2, contains an AC relay, a selenium rectifier, and an unconnected program unit that at one time controlled bells. The relay is energized when the proper switches in the master clock



FIGURE 1 - Old Master Clock



FIGURE 2 - Master Control Box

ъ

are closed (either #2 is closed or #1 and #4 are closed). When the relay is energized, an AC voltage is applied to the rectifier input, which causes a DC voltage to appear across terminals A and C. The potential of terminal B is determined by switch #5 in the master clock. If the switch is closed, V = V, but if the switch is open, V = 0. CB CA CB These three output terminals are used as inputs to a relay box located immediately to the right of the master control box in Room 3 of W. S. Speed Hall.

C. Relay Box

The relay box, shown in FIGURE 3, receives inputs from the master control box. These three inputs control two relays that determine the status of outputs 1A, 1B, and 1C, which go to the school clocks in W. S. Speed Hall, J. B. Speed Hall, and Sackett Hall, and to another relay box in Ernst Hall. By having another relay box in Ernst Hall, the load on the unit in W. S. Speed is significantly reduced.

The program unit in the relay box in W. S. Speed Hall controls all of the Speed School bells and is programmed by breaking off tabs from metal strips and then inserting the strips into a cylinder that rotates each time the school clocks are incremented. At the programmed times, a switch closes and rings the bells. If the toggle switches at the bottom of the box are in the "off" position, the bells are disabled. The program unit should still work with the new master clock, but no attempt has been made to make FROM MASTER CONTROL BOX



FIGURE 3 - Relay Box

the bells work again, since the desirability of bell-ringing is controversial.

D. School Wall Clocks

All Speed School clocks contain a 24-volt DC coil that when energized and subsequently de-energized, allows a ratchet mechanism to advance the clocks by one minute. Each clock has three wires (A, B, and C), one of which (wire C) is always connected to one terminal of the coil. The other coil terminal is switched between wires A and B by a cam-actuated switch inside the clock (see FIGURE 4). From four minutes after the hour until 58 minutes after the hour, the coil is connected from A to C. From one minute before the hour until three minutes after the hour, the coil is connected from B to C. With this arrangement, all clocks can be synchronized at one minute before the hour using the following procedure:

- From 00 minutes to 49 minutes after the hour,
 24-volt pulses (duration = 0.5 second) are
 applied between C and A as well as C and B.
- 2. From 50 minutes to 59 minutes after the hour, pulses are applied between C and A only. If any school clock is ahead of the master clock by ten minutes or less, then the school clock will stop advancing at 59 minutes after the hour and "wait" for the master clock to catch up.



FIGURE 4 - Wall Clock Coil Connections

3. At 59 minutes after the hour, ten consecutive pulses are sent between C and A. If any school clock is less than ten minutes behind the master clock, it will catch up when these pulses are sent.

Using the above procedure, any clocks that are at most ten minutes ahead of or one hour behind the master clock time will eventually be resynchronized to the master clock.

The power consumed by each clock is approximately equal to three watts, which at 24-volts corresponds to a current requirement of about 125 ma. TABLE I lists the locations of all Speed School impulse clocks.

TABLE I

SPEED SCHOOL IMPULSE CLOCK SYSTEM

Master Clock, Room 102, W. S. Speed Hall Program Machine Room 3, W. S. Speed Hall

Secondary Clocks:

Sackett Hall, 3 Secondary Clocks:

1st floor hall, 2nd floor front hall, 2nd floor rear hall

Main Speed Building, 3 Secondary Clocks: Basement Center hall, Room 201, Library

W. S. Speed Hall, 9 Secondary Clocks: Basement Laboratory, Basement Rear Hall, Basement Front Hall 1st floor Laboratory, 1st floor rear hall, 1st floor front hall 2nd floor Laboratory, 2nd floor rear hall, 2nd floor front hall

R. C. Ernst Hall, 9 Secondary Clocks:
lst floor west hall, 1st floor center hall, 1st floor east hall
lst floor Departmental Office, 1st floor Auditorium
2nd floor Central Hall (2 clocks), 3rd floor Central Hall (2 clocks)

Totals: 24 Secondary Clocks not including several that have been removed from both Sackett Hall and Main Speed Buildings when these buildings were remodeled from time to time.

III. NEW MASTER CLOCK

A. <u>General Function</u>

The hardware and software for the new master clock simply control two switches, and thus simulate the old master clock. A triac is used in place of switch #2 in the old master clock and an SCR is used in place of switch #5 (see FIGURE 5). Switches #1, #3, and #4 in the old master clock are not needed.

Whenever the school clocks are to be advanced or synchronized, the triac switch is closed. This energizes the relay in the master control box, which causes relay #1 in the relay box to close. A DC voltage now appears across output terminals Al and Cl, which go to the school clocks. If the SCR switch is not closed, terminal Bl of the relay box is floating and there is no current path between Bl and Cl. If the SCR switch is closed, a voltage appears across terminals B and C of the master control box. This energizes relay #2 in the relay box and now V = V since AlCl B1C1 V = 0. AIBL

B. Master Clock Hardware

A block diagram of the system hardware is shown in FIGURE 6. A functional description of each block follows.







1. MC6802 Microprocessor

The microprocessor is the heart of the system, since it decides when to send pulses to the school clocks and how many to send. The 6802 is totally software compatible with the MC6800 microprocessor, but also features 128 bytes of on-chip RAM and an internal clock generating circuit. During a power-down, the first 32 bytes of RAM can be maintained with very little power consumption from a standby source (batteries). This allows the school clock time to always be in RAM, so the microprocessor always "knows" the school clock time. For a more detailed description of the processor, the Motorola Microprocessor Manual should be consulted.

<u>MM58167 Real-Time Clock</u>

The MM58167 real-time clock can either be written to or read from by the microprocessor. A 32.768 KHz crystal is used as the clock's time base. The clock is microprocessor compatible and has eight data lines (the 6802 is an eight-bit processor) and five address lines to select among 24 internal registers. Time is kept in a BCD format, which is advantageous since WWV time frames are also given in a BCD format.

The 58167 also features a power-down mode that allows the chip to keep time even during a line-power failure, provided a standby power source is available. With the real time always available, and the school clock time always in RAM, the difference between the school clocks and real-time clock can be computed when a power-down and subsequent power-up have occurred, and the school clocks can be updated. A full description of the MM58167 can be found in the data sheets in APPENDIX II.

3. WWV Decoder

Operation of the WWV decoder is explained in Chapter IV of this thesis. The decoder is interfaced to the processor by four 74LS125 three-state buffers. The buffers are enabled by decoding logic when 3000H or 3001H is placed on the address bus. WWV time data can only be read by the microprocessor, whereas the real-time clock can be read from or written into. The end-of-frame 0.1 second pulse generated by the decoder is used as a hardware interrupt to the processor.

4. EST, EDT Switch

This feature allows the school clocks to adjust automatically to what amounts to a change in time zones every six months. This switch must be thrown manually once every six months to allow for the time change. WWV transmits UTC (Coordinated Universal Time), which is referenced to Greenwich, England. Data at the switch location (either four or five hours) is subtracted from the decoded time to obtain Eastern Daylight or Eastern Standard Time. In order for the clocks to adjust themselves, a valid WWV decode (see WWV routine in software section) must be received after the switch is thrown.

5. MC6821 PIA (Peripheral Interface Adapter)

The MC6821 PIA is used to latch and display the school clock time that is stored in RAM via four seven-segment displays. Since a BCD format requires 16 bits to represent a time and the PIA has 16 lines that can be configured as outputs, the 6821 is ideal for this application. The PIA output lines are used to drive four BCD to seven-segment decoders which, in turn, drive the four seven-segment displays.

<u>2716 EPROM</u> (Erasable Programmable Read Only Memory)

The 2716 contains 2048 eight-bit-wide memory locations for storing the system software. A PROLOG programmer was used to program the EPROM. A single +5 volt power supply is required for operation of the EPROM.

7. Address Decoding

Since the microprocessor can only "communicate" with one external device at a time, address decoding is needed to assign each device a unique address. A 74LS154 four-tosixteen-line decoder is used for this purpose. The four inputs to the chip are tied to the four most significant bits of the address bus (Al2 - Al5), which means that these four bits are completely decoded. If, for example, an address of 2000H is placed on the address bus, then output number two of the 74LS154 goes low (all outputs are active low), while all other outputs remain high and the real-time clock is addressed. A diagram of the address decoding scheme is shown in FIGURE 7.



FIGURE 7 - Address Decoding

8. Clock Pulser

The clock pulser hardware consists of two LM555's operating in the one-shot mode, an opto-isolator with an SCR output, an opto-isolator with a triac output, an SCR, and a triac. A diagram of the circuit is shown in FIGURE 8. When an address of 5000H is placed on the address bus, output #5 of a 74LS154 goes low and triggers 555 #1. When the output of the 555 is high, the LED in the opto-isolator turns the triac output on, which provides a path for gate current in triac #1. Triac #1 now allows current to flow through the inductive load, which is the relay coil in the master control box, thus closing the relay. The relay will remain closed for the time out period of the 555 (approximately 0.5 seconds). Under normal operation, location 5000H is addressed once each minute, but when the clocks are being advanced or synchronized, it is addressed once every two seconds.

Operation of the SCR circuit is almost identical to that of the triac circuit except that the SCR is only required to switch a DC voltage. The SCR switch is closed by addressing location 7000H and is closed from 00 - 49 minutes after the hour.

To protect the devices from false triggering due to line transients and inductive kickback, RC "snubber" networks are placed across the devices. These networks limit the rate of voltage rise (dV/dt) across the device and thus greatly reduce any C (dV/dt) charging current that







might falsely trigger the device.

C. Master Clock Software

1

1. Addition and Subtraction of BCD Numbers

Since all times are represented in a BCD (binary coded decimal) format, a brief explanation of how these numbers are manipulated follows. Addition of two BCD numbers is accomplished by using the DAA (decimal adjust the A accumulator) instruction immediately after either the ABA (add A and B accumulators) or ADD A (add A accumulator to a memory location) instructions. BCD subtraction is performed using ten's complement addition. The ten's complement of the subtrahend is obtained by adding 66H (hexadecimal) to the subtrahend, complementing the result, and adding one. This result is added to the minuend to give the result of the subtraction. If there is an end carry generated by the ten's complement addition, then the minuend is greater than the subtrahend and the answer is the BCD difference between the two numbers. However, no end carry means that the true answer is the ten's complement of the result with a negative sign attached. If two equal BCD numbers are subtracted, the result is "positive zero" since an end carry is generated. The status of the carry bit in the microprocessor condition code register can therefore be used to test for a positive or negative result after a BCD subtraction.

2. <u>Description</u> of Software

The software for controlling the Speed School clocks is divided into 14 subprograms. A description of each subprogram follows.

Initialization. The initialization program is a. executed every time a power-down and subsequent power-up occur. The first section of the program configures all 16 PIA lines as outputs and allows access to peripheral data registers A and B. The stack pointer is then initialized so that the processor will not get "lost" when jumping to and from the various subroutines. After initialization is completed, the processor determines if the power-up is the first by reading the first location in RAM. If the number in this location is 52H, then it is not the first power-up. If it is the first power-up, the MM58167 real-time clock and school clock RAM locations are set to 15:00, since this is the time that the school clocks are manually set to before the master clock is ever turned on. If the system has been working previously, then the "first power-up" sequence is skipped and, instead, the processor executes the reset subroutine.

b. <u>Reset Subroutine</u>. During a power-down condition, standby power from batteries allows retention of the first 32 bytes of internal RAM in the 6802, where the school clock time is stored. The backup power also allows the MM58167 real-time clock to keep time during a line power failure. When power is restored, the reset routine will

calculate the difference between the school clocks and real-time clock, and send out the appropriate number of pulses to the school clocks to synchronize them with the real-time clock. Once the clocks are synchronized, the monitor routine is executed.

c. <u>Monitor Subroutine</u>. The monitor subroutine waits for a change in the real-time clock minutes counter or a WWV decode. Both of these events will generate an interrupt to the processor. When the interrupt is generated, the processor will start executing an interrupt program at the address specified by the contents of memory locations FFF8H and FFF9H. When this program has been executed, the monitor routine will be returned to until another interrupt occurs.

d. <u>Interrupt Program</u>. At the end of each frame of WWV time code information, a 0.1 second pulse that is used as an interrupt pulse is generated by the decoding circuitry. Likewise, at the end of each minute, the real-time clock generates an interrupt signal. If a CLI (clear interrupt mask bit) instruction has been executed and an interrupt occurs, then the processor starts executing the interrupt program.

The interrupt program first determines if the real-time clock or the WWV decoder has generated the interrupt by reading the real-time clock interrupt status register. If bit three of the register is a "l", then the real-time clock has generated the interrupt. An interrupt

from the real-time clock instructs the processor to send out a pulse to the school clocks to advance them by one minute. Program control is then returned to the monitor routine. If, on the other hand, the WWV decoder generated the interrupt, then the WWV interrupt routine is serviced.

The WWV interrupt routine determines if the most recent decode is valid by comparing the time to the previous decode time plus one minute and then to the second previous decode time plus two minutes. If all three times are equal, then the most recent decoded time is assumed to be valid. If the three times are not equal, the frame is assumed to be invalid and one minute is added to the previous decode-timeplus-one-minute value, which is then stored in the secondprevious-decode-plus-two location. Likewise, one minute is added to the most recent decode time and the result is stored in the previous decode-plus-one-minute location. The program is now set up for the next WWV interrupt.

Due to the nature of the decoding circuitry and the WWV broadcast format, the actual local time when an interrupt occurs (assuming a valid decode) is the decoded time plus one minute, plus 1.15 seconds and minus four or five hours. These differences are accounted for by adding two minutes to a valid decode time and then subtracting four or five hours (depending on the position of the EST, EDT switch). This adjusted time is then used to determine the difference between the school clocks and the actual time. After this difference is determined, the program waits 58

seconds to send out the calculated number of pulses. When all pulses are sent, the school clock time is placed in the appropriate real-time clock locations and program control is returned to the monitor routine. This correction procedure assures that every time a valid WWV time is received, the real-time clock is reset accordingly.

e. <u>Pulser Routine</u>. The pulser routine sends out the number of pulses necessary to synchronize the school clocks with either WWV or the real-time clock at the rate of one pulse every two seconds. If the school clocks need to be advanced by more than eleven hours, the pulser routine will wait for the real-time clock or WWV to catch up. If the hours difference is less than eleven, 62 pulses are sent for each hour of difference. The extra pulses account for the two minute delay inherent in sending 60 pulses. The pulser routine also controls the self-correcting feature of the school clocks by executing the FIFMIN (fifty minute switch) and CATUP (catch-up) subroutines.

f. <u>Second Delay Routine</u>. The second delay routine generates a time delay of approximately one second, since delays of integer multiples of one second are needed for various other subroutines.

g. <u>Twelve-Hour Format Routine</u>. The 12-hour format routine converts a 24-hour format time to a 12-hour format time by subtracting 12 hours from the 24-hour format time. If the result is positive, then the computed time is the correct 12-hour format time. If the result is negative,

then the original time was already in a 12-hour format.

h. <u>Minutes Difference Routine</u>. The minutes difference routine determines the number of minutes pulses that must be sent to the school clocks so that the school clock minutes and WWV or real-time clock minutes are the same. This is accomplished by counting the number of times the school clock minutes must be incremented to equal the WWV or real-time clock minutes. If the school clock minutes reach 60, then the school clock hours are incremented to prepare for the hours difference calculation, the minutes are set equal to zero, and the process continues. The result is a true binary number, not a BCD number.

i. <u>Hours Difference Routine</u>. This subroutine calculates the number of hours that the school clocks must be advanced to equal the WWV or real-time-clock time. This is done by subtracting the 12-hour format adjusted (refer to minutes difference routine) school-clock time from the 12-hour WWV or real-time clock time. If the result is positive, then the result is the hours difference, but if the result is negative, then the hours difference is the result plus 12.

j. <u>Update Routine</u>. The update routine adds one minute to the school-clock 24-hour format time and displays this time on the seven-segment displays by writing the time to the PIA. This routine is executed immediately after a pulse is sent to the school clocks.

k. Add One Minute to a Time Routine. This routine

adds one minute to a 24-hour format time. If the minutes are equal to 60 after addition of one minute, then the hours are incremented and the minutes are reset to zero. If the hours are equal to 24 after being incremented, they are reset to zero.

 Fifty-Minute Switch Routine. This routine determines if the school-clock minutes are equal to 00 to 49 minutes. If they are, a switch is closed by writing to location 7000H.

m. <u>Catch-up Routine</u>. The catch-up routine determines if the school-clock minutes are equal to 59. If they are, a switch at location 5000H is opened and closed ten times by writing to this location ten times at two second intervals.

n. <u>Short Delay Routine</u>. This routine is used to provide a short delay between the time a switch at 5000H closes and the time a switch at 7000H closes.
IV. WWV DECODER

A. Background On Time Services

Radio station WWV is operated by the National Bureau of Standards and broadcasts from Fort Collins, Colorado on carrier frequencies of 2.5, 5, 10, 15, and 20 MHz. Among the services offered by WWV are weather announcements, voice time announcements, standard time intervals, standard audio frequencies, and a BCD (binary coded decimal) time code. The entire WWV broadcast format is shown in FIGURE 9.

Of particular interest in this thesis is the BCD time code, which is continuously broadcast on a 100 Hz subcarrier with a modified version of the IRIG-H time code format. With the IRIG-H, a binary zero is represented as 20 cycles of 100 Hz amplitude modulation (0.2 seconds), a binary one is 50 cycles of 100 Hz amplitude modulation (0.5 seconds), and a position marker (used for synchronization purposes) is 80 cycles of 100 Hz amplitude modulation (0.8 seconds). However, WWV also transmits a five millisecond burst of 1000 Hz (which sounds like the tick of a clock) to mark the beginning of each second. This burst has a guardband around it (see FIGURE 10) that deletes the first 30 milliseconds of the time code so, in this modified version, a binary zero is 17 cycles of 100 Hz AM, a binary one is 47 cycles of 100 Hz AM, and a position marker is 77 cycles of 100 Hz AM. If the 100 Hz subcarrier is



FIGURE 9 - WWV Broadcast Format (see Ref. 2)





demodulated, the rectangular pulse train shown in FIGURE 11 is obtained. The beginning of each one minute frame is denoted by a 1.03 second hole in the code during which no pulse is transmitted. The positive-going edges of consecutive pulses are spaced exactly one second apart, but are 30 milliseconds late with respect to the actual time due to the guardband around the five millisecond 1000 Hz burst. By decoding the proper sequence of pulses, hours, minutes, and day of year information can be recovered.

B. Decoding Circuitry

The circuitry used to reconstruct the rectangular pulse train from the 100 Hz subcarrier is shown in FIGURE 12. Recovered audio (containing the 100 Hz code) at the output of the detector of the receiver being used is amplified and applied to the input of an active bandpass filter with a center frequency of 100 Hz and a Q of 10. This filter attenuates unwanted frequencies such as the 500 or 600 Hz audio tones and voice frequencies, but allows the 100 Hz subcarrier to be passed unattenuated. The center frequency (ω_{n}) of the filter is adjusted by varying potentiometer R5, while the Q is adjusted independently of ω_{o} by varying potentiometer R9.⁴ The output of the bandpass filter is then applied to the input of an envelope detector that uses an operational amplifier to eliminate the forward voltage drop of the detector diode. ⁵ FIGURE 13 shows input and corresponding output waveforms for the envelope



C WEIGHTED CONTROL ELEMENT (0.470 SECOND DURATION) CONTROL FUNCTION #6 [BINARY ONE DURING 'DAYLIGHT' TIME DURATION OF INDEX MARKERS, UNWEIGHTED CODE, AND UNWEIGHTED CONTROL ELEMENTS = 0.170 SECONDS NOTE: BEGINNING OF PULSE IS REPRESENTED BY POSITIVE-GOING EDGE.

9/75

FIGURE 11 - WWV Time Code (see Ref. 6)



FIGURE 12 - Analog Decoding Circuitry

ARRIVE HERAPHICE IN THOMSENIO





FIGURE 13 - Envelope Detector

detector. The low-level output (approximately one volt) of the detector is then converted to standard TTL levels using a Schmitt trigger. FIGURE 14 shows the transfer characteristic of the Schmitt trigger. In order to get the proper level input to the Schmitt trigger, potentiometer R2 (see FIGURE 12) can be adjusted without affecting the rest of the circuit. The output of the Schmitt trigger is the logical complement of the BCD time code.

Decoding of the BCD time code is accomplished with the circuit shown in FIGURE 15. The Schmitt trigger output is inverted (to give the time code in its uncomplemented state) and applied to the inputs of positive edge triggered monostables and flip-flops. MSMV (monostable multivibrator) #1 and FF (flip-flop) #1 form a "1-0" detector, while MSMV #2A and FF #2 form a position marker detector. Upon a positive edge (corresponding to the beginning of each second), both monostables are triggered and time out. At the end of each respective time out period (t = 0.35 sec. or 0.65 sec.), the \overline{Q} outputs of the monostables supply a positive edge to the clock inputs of the D flip-flops, which latch whatever is at the input at that instant. MSMV #3 and 4 and FF #3 are needed to detect the beginning of each minute, which is signified by a position marker followed by a 1.03 second period during which no pulse is transmitted. When this occurs, a pulse that resets the counter (74LS90) is generated.





FIGURE 14 - Schmitt Trigger Characteristics



FIGURE 15 - Digital Decoding Block Diagram

The counter is used to supply clock pulses to the shift register only during the interval between position markers Pl and P3 (see FIGURES 11 and 16) when hours and minutes information is transmitted. MSMV #2B reduces the pulse length into the counter from one or two seconds to .22 seconds, so that no bits of data are lost. Three 74LS164 shift registers are used to convert the serial input code to a parallel output.

Due to the method of decoding and the WWV broadcast format, the decoded time will be behind the actual time. The reasons for this are most easily understood by examining FIGURES 11 and 16. From FIGURE 11, it can be seen that the time transmitted during the one minute frame is actually the time at the beginning of the frame. This means that the information latched into the shift register at the end of the minute is one minute behind the actual time. An additional error of approximately 1.15 seconds is incurred due to the method of decoding. As can be seen from FIGURE 16, the pulse that strobes the latches is generated 1.15 seconds after the beginning of the minute. Both of these sources of error are unimportant, since the decoder will be interfaced to a microprocessor that will easily account for such errors (see "Interrupt Routine" in CHAPTER III).



FIGURE 16 - Timing Diagram

V. CONCLUSIONS AND RECOMMENDATIONS

The new master clock and WWV decoder were built and worked as originally planned. There are, however, several areas for improvement that should be mentioned.

The WWV receiver uses a simple half-wave dipole antenna that is designed for reception of 15.0 MHz only. While it is felt that this arrangement provides adequate reception, a more broadband antenna would allow for better reception of the 5.0 and 10.0 MHz signals that the receiver is capable of receiving. To change the reception frequency, buttons on the presently installed receiver must be pushed manually. Receivers that automatically switch to the strongest carrier signal are commercially available and would be nice to have, but such a receiver might be too expensive to be practical. None of the above modifications would necessitate disabling the master clock at any time.

The real-time clock chip (MM58167) also contains a calendar that could be used for some specialized functions such as eliminating the EST / EDT switch or even ringing the bells on days and times that could be programmed into the EPROM now used to store the master clock software. The only disadvantage to undertaking such projects is that the master clock would have to be disabled while making any modifications.

REFERENCES

- Ramshaw, R. S., Power Electronics, Chapman and Hall, London, 1973, pp. 37-39.
- Howe, S. L., <u>NBS Time and Frequency Dissemination</u> <u>Services</u>, <u>NBS Special Publication 432</u>, U. S. Government <u>Printing Office</u>, Washington, DC, 1979, p. 2.
- 3. Ibid., p. 3.
- 4. Graeme, J. B., Operational Amplifiers, Design and Application, McGraw-Hill, 1971, pp. 293-295.
- 5. Schilling, D. L., Belove, C., <u>Electronic Circuits</u>, 2nd ed., McGraw-Hill, 1979, pp. 373-374.
- 6. Howe, S. L., p. 14.

STATES AND STATES IN THE PROPERTY STATES

BIBLIOGRAPHY

- Graeme, J. G., Operational Amplifiers, Design and Applications, McGraw-Hill, 1971.
- Howe, S. L., <u>NBS Time and Frequency Dissemination Services</u>, NBS Special Publication 432, U. S. Government Printing Office, Washington, DC., 1979.
- Kamas, G., Howe, S. L., <u>Time and Frequency Users Manual</u>, NBS Special Publication 559, U. S. Government Printing Office, Washington, DC., 1979.

Motorola, Inc., Microprocessor Data Manual, 1981.

National Semiconductor Corp., MOS/LSI Data Book, 1980.

- Ramshaw, R. S., <u>Power Electronics</u>, Chapman and Hall, London, 1973.
- Schilling, D. L., Belove, C., <u>Electronic Circuits</u>, 2nd ed., McGraw-Hill, New York, 1979.
- Texas Instruments, Inc., The TTL Data Book for Design Engineers, 2nd ed., 1976.

APPENDIX I

MASTER CLOCK OPERATION PROCEDURE AND MASTER CLOCK AND WWV DECODER DISASSEMBLY GUIDE

E P PARATA D

a a much delet fit

.

OPERATING PROCEDURE

First Power-Up Procedure

This procedure must be performed any time the master clock display time and school clock time do not match. A11 clocks must read within ten minutes of 3:00. This is accomplished by connecting normally open switches from wire 1 to wire 2 (switch #1) and from wire 4 to wire 5 (switch #2) (see FIGURE 17). Switch #1 should be opened and closed 70 times (0.5 second closed, 1.5 seconds open each time) while switch #2 remains open. All clocks should now read one minute before the hour. To advance to the next hour, close switch #2 and open and close switch #1 six times (same duty cycle as before). Now open switch #2, and then open and close switch #1 70 times. The clocks should now read one minute before the hour. Keep advancing to the next hour until the clocks read 2:59. If any clocks read, say, 1:59 or 3:59 while the majority of the others read 2:59, the clocks with erroneous readings must be manually advanced to read 2:59.

System Connections

When making connections, the power supply and WWV receiver should be OFF and UNPLUGGED.

 Set the EST-DST switch on the master clock to the proper position.



FIGURE 17 - Clock Advancement Connections

AWENESS I MELETICATE THE TELEVISION TRADE

- 2. Using banana leads, connect the power supply terminals to the corresponding banana jacks on the master clock and WWV decoder. BE CAREFUL not to connect the -12V or +12V supplies to the +5V terminal on the master clock.
- 3. Connect the DIP header from the master clock to the socket on the WWV decoder box. Turn the GAIN ADJUST knob on the decoder fully counterclockwise.
- Connect the phone plug from the WWV receiver to the phone jack on the decoder.
- 5. Connect the labeled wires from the master control box to the corresponding terminals on the master clock terminal strip.
- 6. Connect the antenna to the WWV receiver.
- Plug the line cord of the power supply into a wall outlet.
- 8. Turn the power supply on by flipping the switch on the supply to the "on" position at exactly 3:00 PM. The system is now operational.
- 9. Connect the negative terminal of the standby battery to the GND terminal on the power supply and then connect the positive terminal of the battery to the STBY terminal on the supply.

10. Turn on the shortwave receiver and tune it to WWV at 15 MHz. The volume setting is unimportant, since the input to the decoder is taken before the volume control. When a clear, non-fading signal is present, probe the terminal of the decoder adjacent to the input jack with an oscilloscope. The GAIN CONTROL knob on the decoder should be adjusted so that the signal at this point resembles FIGURE 18. No further adjustment should be necessary unless a different receiver is used in the future.

If something happens to the receiver or decoder, the decoder can be disconnected from the master clock at any time without affecting master clock operation.

The system is now fully operational and should not require any further servicing other than replacing the standby battery once a year. To replace the battery, reverse the procedure of step 9 to remove the old one and install the new battery (refer to step 9).



FIGURE 18 - Proper Decoder Waveform

DISASSEMBLY GUIDE

Master Clock

- The master clock must be disconnected from any power source during disassembly.
- Remove the six Phillips screws from the top panel of the master clock.
- 3. Remove the two screws that hold the display in place.
- Remove the two screws that hold the EST-DST switch in place. The top cover may now be removed.
- 5. Remove the four banana jacks from the cabinet.
- Unsolder the four wires going from the main board to the smaller board in the left rear of the cabinet.
- Remove the six screws that hold the main board in place.
- 8. Pull up on the left side of the board and, at the same time, feed the DIP jumper through the grommet enough to allow the board to be turned over, so that the solder connections are accessible.
- 9. To remove the smaller board, unsolder the four wires going to the triac and SCR, and then remove the two screws that hold the board in place.
- 10. To install the board(s), reverse the above procedure.

WWV Decoder

 The WWV decoder must be disconnected from any power source during disassembly.

- 2. Remove the four screws from the top of the decoder.
- 3. Remove the four banana jacks from the cabinet.
- Remove the two screws that hold the socket on the side of the decoder in place and push the socket toward the inside of the cabinet.
- Unscrew the input jack retainer and push the jack toward the center of the cabinet.
- Remove the screw next to the input jack by unscrewing it from the cabinet.
- Remove the five nuts from the bottom of the box and pull the board from the cabinet.
- 8. To reinstall the board, reverse the above procedure.

APPENDIX II MM58167^{*} AND MC6802^{**} DATA SHEETS

*MM58167 data sheets were taken from 1980 National Semiconductor MOS/LSI Databook. **MC6802 data sheets were taken from 1980 Motorola Microprocessor Manual. National Semiconductor

Electronic Data Processing

MM58167 Microprocessor Compatible Real Time Clock

General Description

The MM58167 is a low threshold metal-gate CMOS circuit that functions as a real time clock calendar in bus-oriented microprocessor systems. The device includes an addressable counter, addressable latch for alarm-type functions, and 2 interrupt outputs. A power-down input allows the chip to be disabled from the outside world for standby low power operation. The time base is generated from a 32,768 Hz crystal-controlled oscillator.

Features

- Microprocessor compatible
- Thousandths of seconds, hundredths of seconds, tenths of seconds, seconds, minutes, hours, day of the week, day of the month, and month counters with corresponding latches for alarm-type functions
- Interrupt output (maskable) with 8 possible interrupt signals:
 - Latch and counter comparison
 - Every tenth of a second
 - Every second
 - Every minute
 - · Every hour
 - Every day
 - · Every week
 - · Every month

Power-down mode that disables all outputs except for an interrupt output that occurs on a counter latch comparison. This is not the same as the maskable interrupt output

Don't care states in the latches

Status bit to indicate clock rollover during a read
32,763 Hz crystal reference, with only the input
twning capacitor and load capacitor needed externally
Four year calendar

Functional Description

"VI

The MM58167 is a microprocessor oriented real time clock. The circuit includes addressable real time counters and addressable latches, each for thousandths of seconds through months. The counter and latch are divided into bytes of 4 bits each. When addressed, 2 bytes will appear on the data I/O bus. The data, in binary coded decimal, can be transferred to and from the counters via the data I/O bus so that each set of 2 bytes (1 word) can be -accessed independently as grouped in Table I. If either of the bytes in the above 8-bit counter words do not legally reach 4-bit lengths (e.g., day of the week uses only the 3 least significant bits) the unused bits will be unrecognized during a write and held at VSS during a read. If any illegal data is entered into the counters during a write cycle, it may take up to 4 clocks (4 months in the case of the month counter) to restore legal BCD data to the counter during normal counting. The latches will read and write all 4 bits per byte. Each of the counter and latch words can be reset with the appropriate address and data inputs. The counter reset is a write function. The latches can be programmed to compare with the counters at all times by writing 1's into the 2 most significant bits of each latch, thus establishing a don't care state in the latch. The don't care state is programmable on the byte level, i.e., tens of hours can contain a don't care state, yet unit hours can contain a valid code necessary for a comparison.

Connection Diagram

1. . . .

Dual-In-Line Package



5-347

1 37.8

•

4. i. die _

Absolute Maximum Ratings

Voltage at All Inputs and Outputs	VDD + 0.3 to VSS - 0.3
Operating Temperature	-25°C to +85°C,
Storage Temperature	-65°C to +150°C
VDD - VSS	· 6V
Lead Temperature (Soldering, 10 seconds)	`300°C

Electrical Characteristics TA = -25°C to +85°C Vec = 0V

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
Supply Voltage					
VDD	Outputs Enabled	4.0		5.5	v.
VDD (Note 1)	Power Down Mode	2.0		5.5	v
Supply Current		· · ·		1.1.1	had to be
IDD, Static	Outputs TRI-STATE,			10	μA
	fIN = DC, VDD = 5.5V	1. 1.	10.00		1.15
IDD, Dynamic	Outputs TRI-STATE,			20	μA
1 1 1 KA-1 1 1 1	fin = 32 kHz, VDD = 5.5V,	1	- P.	(A 1	
	$V_{H} \ge V_{DD} - 0.3V, V_{1L} \le V_{SS} + 0.3V$		10	2 C	
IDD, Dynamic	Outputs TRI-STATE,	w all	÷	12	mA
- 2x - 1	fin = 32 kHz, VDD = 5.5V,	10 km	÷	-	120
	VIH = 2.0V, VIL = 0.8V				1
Input Voltage					1.
Logical Low	·	0.0	1	0.8	* * V ?
Logical High		2.0	÷1	VDD	· v
Input Leakage Current	VSS ≤ VIN ≤ VDD			1	μА
Output Impedance	(I/O and Interrupt Output)			· · ·	1 1
Logical Low	VDD = 4.75V, IQL = 1.6 mA	1		0.4	• V =
Logical High	$V_{DD} = 4.75V, I_{OH} = -400 \mu A,$	2.4			v.
	IOH = -10 #A	0.8 VDD			v
TRI-STATE®	VOUT = 0V,			-1	μA,
-×	VOUT = VDD			1 1	μΑ
Output Impedance	(Ready and Standby Interrupt Output)			1.1	
Logical Low, Sink	VDD = 4.75V, IOL = 1.6 mA	1		0.4	v
Logical High, Leakage	VOUT ≤ VDD			10	μА

Note 1: To insure that no illegal data is read from or written into the chip during power up, the power down input should be enabled only after all other lines (Read, Write, Chip Select, and Data Bus) are valid. а. .

.

Functional Description (Continued)

Functional Description (Continued) TABLE I												
COUNTER ADDRESSED	DO	UN D1	ITS D2	D3	MAX USED BCD CODE		TE D5	NS D6	MAX USED BCD CODE			
Ten Thousandths of a Second	0	0	0	0	0	1/0	1/0	1/0	1/0	9		
Tenths and Hundredths of Seconds	1/0	1/0	1/0	1/0	9	1/0	¹ I/O	1/0	1/0	9		
Seconds	1/0	1/0	, 1/0	1/0	9	1/0	1/0	1/0	0	5 📫		
Minutes	1/0	1/0	1/0	1/0	9	1/0	1/0	1/0	0	5		
Hours	1/0	1/0	1/0	1/0	.9	1/0	1/0	0	0	2		
Day of the Week	1/0	1/0	1/0	0	7	0	0	0	0	0		
Day of the Month	1/0	1/0	1/0	1/0	9	1/0	1/0	0	0	3		
Month	1/0	1/0	1/0	1/0	9	1/0	0	0	0	1		

5-348

19414 au

Functional Description (Continued)

TABLE II. ADDRESS CODES AND FUNCTIONS

A4	A3	A2	A1	A0	FUNCTION
0	0	0	0	0	Counter - Thousandths of Seconds
0	0	0	0	1	Counter - Hundredths and Tenths of Seconds
0	0	0	1	0	Counter - Seconds
0	0	0	1	1	Counter - Minutes
0	0	1	0	0	Counter - Hours
0	0	1	0	1	Counter - Day of the Week
0	0	1	1	0	Counter - Day of the Month
0	0	1	1	1	Counter - Months
0	1	0	0	.0	Latches - Thousandths of Seconds
0	1	0	0.	1	Latches - Hundredths and Tenths of Seconds
0	1	0	1	0	Latches - Seconds
0	1	0	1	1	Latches - Minutes
0	1	1	0	0	Latches - Hours
0	1	1	0	1	Latches - Day of the Week
0	1	1	1	0	Latches - Day of the Month
0	1	1	1	1	Latches - Months
1	0	0	0	0	Interrupt Status Register
1	0.	0	0	1	Interrupt Control Register
1	0	0	1	0	Counter Reset
1	0	0	1	1	Latch Reset
1	0	1	0	0	Status Bit
1	0	1	0	1	"GO" Command
1	0	1.	1	0	Standby Interrupt
1	1	1	1	1	Test Mode
All	thare	1114164	4		

TABLE III. COUNTER AND LATCH RESET FORMAT

DO	D1	D2	D3	D4	D5	D6	Þ7	14
1	0	0	0	O	· 0	0	Ο.	
0	1	0	0	0	0	0	0	÷
0	0	1	0	0	0	0	0	
0	0	0	1	0	0	0	0	
0	0	0	0	1	0	0	0	
0	0	0	0	0	1	0	0	
0	0	0	0	0	0	1	0	
0	0	0	0	0	0	0	1	
FOR	cou	NTER	RES	ET A4	-A0	MUST	BE 10	00

COUNTER OR LATCH RESET

Thousandths of Seconds Hundredths and Tenths of Seconds Seconds Minutes Hours Days of the Week Days of the Month Months

10 FOR LATCH RESET A4-A0 MUST BE 10011

Functional Description (Continued)

Following a read of any real time counter a status bit read should be done. If during a counter read cycle the clock rolls over, the data read out could be invalid. Thus, during a read if the clock rolls over the status bit will be set. The status bit will appear on D0 when read, D1 through D7 will be zeros.

To synchronize the clock with real time a "GO" command exists which can be used to reset the thousandths of seconds, hundredths and tenths of seconds, and seconds counters. After setting the lower frequency counters (minutes through months), the appropriate address and a write pulse can be sent to reset all counters mentioned above. This allows the clock to be started at an exactly known time. It can also be used as a stopwatch function. The "GO" command is the start and a counter read is the stop point. The clock does not stop during or following a read, so each read would be a split time.

A second special command will enable the standby interrupt output. The standby interrupt output is the only input or output enabled during the power down or standby mode. Power down occurs when the power down input goes to a logical zero level. In this mode the outputs are TRI-STATED and the inputs ignored regardless of the state of the chip select. The standby interrupt is enabled by writing a 1 on the D0 line with the standby interrupt address selected. On the next counter-latch comparison the open drain output device turns on, sinking current. The output will be turned on immediately upon writing a 1 on D0 if the comparison occurred before the write, yet is still in effect. To disable the output a zero on D0 is written at the standby interrupt address. The write cycles must occur during normal operation, but the output can become active during power down. This feature can be used to turn the power back on during a power down mode (see Figure 4 for a typical application). Refer to Tables II and III for the address input codes and functions and for the counter and latch reset format.

The interrupt output is controlled by the interrupt status register (8 bits) and the interrupt control register (8 bits). The status register contains the present state of the comparator (compares the counters and latches) and the outputs (1 bit each) of the tenths of seconds, seconds,

minutes, hours, week, day of the month, and month counters (Figure 1). The interrupt status register can only be read. The interrupt control register is a mask register that regulates which of the 8 bits in the status register goes out as an interrupt. The control register cannot be read from. A 1 is written into the control register to select the appropriate interrupt output. If more than a single 1 exists in the control register each selected bit will come out as an interrupt. This will appear as an interrupt occurring at the highest frequency selected. The interrupt is acknowledged by addressing and reading the status register. Once acknowledged the interrupt output and status register are reset. The only way to disable the interrupt output is to write all 0's into the control register or to enable the power down input.

The I/O bus is controlled by the read, write, ready and chip select lines. During a read cycle (RD = 0, WR = 1, CS = 0, RDY = 0) the data on the I/O bus is the data contained in the addressed counter or latch. During a write cycle (RD = 1, WR = 0, CS = 0, RDY = 0) the data on the I/O bus is latched into the addressed counter or latch. At the start of each read or write cycle the RDY signal goes low and will remain low until the clock has placed valid data on the bus or until it has completed latching data in on a write. The chip select line is used to enable or disable the device outputs. When the chip is selected the device will drive the I/O bus for a read or use the I/O bus as an input for a write. The I/O bus will not be affected when the chip is deselected. The outputs driving the bus will go to the TRI-STATE or high impedance state. The chip will not respond to any inputs when deselected. Refer to Figures 2 and 3 for read and write cycle timing.

The clock's time base is a 32,768 crystal controlled oscillator. Externally, the crystal, the input tuning capacitor, and the output load capacitor are required. Included internally are a high gain inverter, an RC delay, and the bias resistor. To tune the oscillator a constant read can be done on one of the higher frequency counters. For example, a constant read of the thousandths of seconds counter will place an average 500 Hz signal on the D4 bus line. The period varies slightly due to disable of latches during counter roll.



5-350

	PARAMETER	MIN	ТҮР	MAX	UNITS
TAR	Address Bus Valid to Read Strobe	100			ns
CSR	Chip Select ON to Read Strobe	0	0		ns
TRRY	Read Strobe to Ready Strobe			150	ns
UXB	Ready Strobe to Data Valid			800	ns
۲AD	Address Bus Valid to Data Valid		1	1050	ns
^{IRH}	Data Hold Time from Trailing Edge of Read Strobe	0			ns
ţНZ	Trailing Edge of Read Strobe to TRI-STATE Mode	14.1		250	ns
тяүн	Read Hold Time.After Ready Strobe	0			ns
WRA	Address Bus Hold Time from Trailing Edge of Read Strobe	50			ns

Data bus loading is 100 pF

Ready output loading is 50 pF

Input and output AC riming levels are: Logical "1" = 2.0V Logical "0" = 0.8V

Write Cycle Timing Characteristics TA = -25°C to +85°C, VDD = 4.0V to 5.5V, VSS = 0V

	PARAMETER	MIN	түр	MAX	UNITS
WAF	Address Valid to Write Strobe	100		- 4	+ ns
1CSW	Chip Select ON to Write Strabe	0			ПS
ΨDN	Data Valid Before Write Strobe	100			ns
WRY	Write Strobe to Ready Strobe		*	150	ns
1RY	Ready Strobe Width			800	ns
TRYH	Write Hold Time After Ready Strobe	0			ns
twp	Data Hold Time After Write Strobe	110	ж. -	1. 1. 1	ns
WA	Address Hold Time After Write Strobe	50		i e	ns

Data bus loading is 100 pF Ready output loading is 50 pF

Input and output AC timing levels are: Logical "1" = 2.0V Logical "0" = 0.8V

and the

Switching Time Waveforms



85.55

.

. .

144-4

.....

5-351

十四 - 田島山市の



5-352

9

56

E The States of



6802 MC6808 MC6802NS

OPERATING TEMPERATURE RANGE

Device	Speed	Symbol	Value	Unit	
MC6802P,L MC6802CP,CL	(1.0 MHz) (1.0 MHz)	. TA	0 to +70 -40 to +85	•C	
MC68A02P,L MC68A02CP,CL	(1.5 MHz) (1.5 MHz)	TĄ	0 to +70 -40 to +85	•c	
MC68802P.L MC68802CP.CL	(2.0 MHz) (2.0 MHz)	TA	0 to +70 -40 to +85	°C	
MC6802NSP.L	(1.0 MHz)	T _A	0 10 + 70	°C	
MC6808P.L MC08A08P.L MC68808P.L	(1.0 MHz) (1.5 MHz) (2.0 MHz)	TA	0 10 +70	•c	

DC ELECTRICAL CHARACTERISTICS IVCC = 5.0 Vdc = 5% . VSS = 0. TA = 0 to 70°C, unless otherwise noted

Characteristic	Symbol	Min	Typ	Max	Unit	
Input High Voltage	Logic, EXTAL, RESET	VIH	VSS+2.0 VSS+4.0	-	VCC VCC	v
Input Low Voltage	LOGIC. EXTAL, RESET	VIL.	VS5-0.3	-	V55+08	V
Input Leakage Current (Vin = 0 to 5.25 V, VCC = max)	Logic	. lin	-	10	2.5	μA
Output High Voltage (I _{Load} = -205 μA, V _C C = min) II _{Load} = -145 μA, V _C C = min) (I _{Load} = -100 μA, V _C C = min)	νон	V55+2.4 V55+2.4 V55+2.4		-	v	
Output Low Voltage (ILO8d = 1 6 mA, VCC = min)		VOL	-	-	VSS +0.4	V
Internal Power Dissipation (Measured at TA=0°C)		PINT	-	0.600	1.0	W
VCC Standby	Power Down Power Up	V588 V58	4.0 4.75	=	5.25 5.25	v
Standby Current		ISBB		-	80	inA
Capacitance / IV _{IR} = 0, T _A = 25°C, I = 1 0 MHz	DO-D7 Logic Inputs, EXTAL	Cm		10	12 5 10	pf
	AD-ATS, R/W. VMA	Coul			12	pF

*In power-cown mode, maximum power dissipation is less than 42 mW #Capacitances are periodically sampled rather than 100% tested.

Charactivistics	Symbol	MC6802NS, MC6808		MC68A02 MC68A08		MC58802 MC58808		Unit
the second se	-	Min	Mex	Min.	Max	Min 0.1	Mex 2.0	
Frequency of Operation	10	0,1	1.0	0.1	.1.5			MH:z
Crystal Frequency	IXTAL	1.0	4.0	1.0	6.0	1.0	8.0	MHZ
External Oscillator Frequency	410	0.4	4.0	04	6.0	0.4	8.0	MHZ
Crystal Oscillator Start Up Time	Irc	100	-					ms
Processor Controls (HALT, MR, RE, RESET, IRO NMI) Processor Control Setup Time Processor Control Rise and Fail Time (Does Not Apply to RESET)	IPCS IPCI. IPCI	200	- 100	140	- 100	110	-	ns ns

CONTROL TIMING IVCC= 5.0 V + 5%, YSS=0, TA=TL to TH, unless otherwise noted

...

たし

- HAR BALL

MC6802 • MC6808 • MC6802NS

WAIT state by the occurrence of a maskable (mask bit I = 0) or nonmaskable interrupt. This output is capable of driving one standard TTL load and 30 pF.

INTERRUPT REQUEST (IRQ)

A low level on this input requests that an interrupt sequence be generated within the machine. The processor will wait until it completes the current instruction that is being excuted before it recognizes the request. At that time, if the interrupt mask bit in the condition code register is not set, the machine will begin an interrupt sequence. The index register, program counter, accumulators, and condition code register are stored away on the stack. Next the MPU will respond to the interrupt request by setting the interrupt mask bit high so that no further interrupts may occur. At the end of the cycle, a 16-bit vectoring address which is located in memory locations \$FFF8 and \$FFF9 is loaded which causes the MPU to branch to an interrupt routine in memory.

The HALT line must be in the high state for interrupts to be serviced. Interrupts will be latched internally while HALT is low.

A nominal 3 k0 pullup resistor to VCC should be used for wire-OR and optimum control of interrupts. IRO may be tied directly to VCC if not used.

RESET

This input is used to reset and start the MPU from a power-down condition, resulting from a power failure or an initial start-up of the processor. When this line is low, the MPU is inactive and the information in the registers will be lost. If a high level is detected on the input, this will signal the MPU to begin the restart sequence. This will start execution of a routine to initialize the processor from its reset condition. All the higher order address lines will be forced high. For the restart, the last two (SFFFE, SFFFF) locations in memory will be used to load the program that is addressed by the program counter. During the restart routine, the interrupt mask bit is set and must be reset before the MPU can be interrupted by IRO. Power-up and reset timing and powerdown sequences are shown in Figures 9 and 10, respectively.

RESET, when brought low, must be held low at least three clock cycles. This allows adequate time to respond internally to the reset. This is independent of the trc power-up reset that is required.

When RESET is released it must go through the low-tohigh threshold without bouncing, oscillating, or otherwise causing an erroneous reset (less-than three clock cycles). This may cause improper MPU operation until the next valid reset.

NON-MASKABLE INTERBUPT (NMI).

A low-going edge on this input requests that a nonmaskable interrupt sequence be generated within the processor. As with the interrupt request signal, the processor will complete the current instruction that is being executed before it recognizes the NMI signal. The interrupt mask bit in the condition code register has no effect on NMI.

The index register, program counter, accumulators, and condition code registers are stored away on the stack. At the end of the cycle, a 16-bit vectoring address which is located in memory locations \$FFFC and \$FFFD is loaded causing the MPU to branch to an interrupt service routine in memory.

A nominal 3 k0 pullup resistor to VCC should be used for wire-OR and optimum control of interrupts. NMI may be tied

FIGURE 9 - POWER-UP AND RESET TIMING



MC6802•MC6808•MC6802NS

RAM ENABLE (RE - MC6802 + MC6802NS ONLY)

A.TTL-compatible RAM enable input controls the on-chip RAM of the MC6802. When placed in the high state, the onchip memory is enabled to respond to the MPU controls. In the low state, RAM is disabled. This pin may also be utilized to disable reading and writing the on-chip RAM during a power-down situation. RAM Enable must be low three cycles before VCC goes below 4.75 V during power-down. RAM enable must be tied low on the MC6808. RE should be tied to the correct high or low state if not used.

EXTAL AND XTAL

These inputs are used for the internal oscillator that may be crystal controlled. These connections are for a parallel resonant fundamental crystal (see Figure 12). (AT-cut.) A divide-by-four circuit has been added so a 4 MHz crystal may be used in lieu of a 1 MHz crystal for a more cost-effective system. An example of the crystal circuit layout is shown in Figure 13. Pin 39 may be driven externally by a TTL input signal four times the required E clock frequency. Pin 38 is to be grounded.

An RC network is not directly usable as a frequency source on pins 38 and 39. An RC network type TTL or CMOS oscillator will work well as long as the TTL or CMOS output drives the on-chip oscillator.

LC networks are not recommended to be used in place of the crystal.

If an external clock is used, it may not be halted for more than tpwoL. The MC6802, MC6808 and MC6802NS are dynamic parts except for the internal RAM, and require the external clock to retain information.

MEMORY READY (MR)

MR is a TTL-compatible input signal controlling the stretching of E. Use of MR requires synchronization with the $4xf_0$ signal, as shown in Figure 14. When MR is high, E will be in normal operation. When MR is low, E will be stretched integral numbers of half periods, thus allowing interface to slow memories. Memory Ready timing is shown in Figure 15.

MR should be teed high (connected directly to V_{CC}) if not used. This is necessary to ensure proper operation of the part. A maximum stretch is t_{CVC} .

ENABLE (E)

This pin supplies the clock for the MPU and the rest of the system. This is a single-phase, TL-compatible clock. This clock may be conditioned by a memory read signal. This is equivalent to $\phi 2$ on the MC6800. This output is capeble of driving one standard TTL load and 130 pF.

VCC STANDBY (MC6802 ONLY)

This pin supplies the dc voltage to the first 32 bytes of RAM as well as the RAM Enable (RE) control logic. Thus, retention of data in this portion of the RAM on a power-up, power-down, or standby condition is guaranteed. Maximum current drain at VSB maximum is ISBB. For the MC6802NS this pin must be connected to VCC.

APPENDIX III

SYSTEM SOFTWARE ASSEMBLED LISTING AND FLOWCHARTS

State of the state of

Tektronix M6800 ASM V3.3

00001 JAY PFEIFER, THESIS PROJECT 00002 THIS IS THE SOFTWARE FOR CONTROLLING THE SPEED SCHOOL 5 00003 CLOCKS. TIMES FROM A REAL-TIME CLOCK, WWV, AND THE 00004 SCHOOL CLOCKS ARE CONTINUOUSLY COMPARED AND PULSES TO 00005 ; THE SCHOOL CLOCKS ARE GENERATED AT THE PROPER INSTANTS. 00006 **** 00007 ; TABLE OF MEMORY LOCATIONS 00008 ****** 00009 :00H-7FH - RANDOM ACCESS MEMORY (RAM) 00010 - USED TO CHECK FOR FIRST POWER-UP 5 00H 00011 ;01H,02H - 24 HR SCHOOL CLOCK TIME (02H=HRS, 01H=MIN) 00012 ;03H,04H - 24 HR REAL-TIME CLOCK TIME (04H=HRS, 03H=MIN) 00013 :05H,06H - 24 HR WWY TIME (06H=HRS, O5H=MIN) 00014 ;07H,08H - PREVIOUS 24 HR WWV TIME + 1 MIN (08H=HRS, 07H=MIN) 00015 ;09H,0AH - SECOND PREVIOUS 24 HR WWY TIME + 2 MIN (0AH=HRS, 09H=MIN) ; OBH, OCH - TEMPORARY 24 HR WWV, RTC, OR SCHOOL CLOCK LOCATION 00016 00017 (OCH=HRS, OBH=MIN) 5 ; ODH, OEH - 12 HR SCHOOL CLOCK TIME (OEH=HRS, ODH=MIN) 00018 00019 ;13H,14H - TEMPORARY 12 HR WWY, RTC, OR SCHOOL CLOCK LOCATION 00020 (14H=HRS, 13H=MIN) 5 00021 ; 15H - NUMBER OF MINUTES DIFFERENCE IN HEX 00022 - NUMBER OF HOURS DIFFERENCE IN BCD :16H - INITIAL STACK POINTER LOCATION AND LAST ADDRESS OF RAM 00023 ;7FH 00024 ;1000H-17FFH - READ ONLY MEMORY (ROM) ;2000H-2016H - REAL-TIME CLOCK 00025 ;3000H-3001H - WWV TIME (FROM DECODER) 00026 00027 ;4000H-4003H - PERIPHERAL INTERFACE ADAPTER (PIA) 00028 ;5000H - ONE MINUTE SWITCH 00029 ;6000H - EST, DST SWITCH 00030 ;7000H - FIFTY MINUTE SWITCH

Page

1

00031				*****	******	****	****	
00032				;THIS IS THE F	POWER-UP	SEQUENCE.	ON THE FIRST POWER-UP, THE	
00033				SCHOOL CLOCKS	B ARE AS	SUMED TO B	BE AT 15:00 AND THE REAL-TIME	
00034				;CLOCK IS SET	TO 15:0	O. ON SUE	SEQUENT POWER-UPS, THE DIFFERENCE	
00035				BETWEEN THE	SCHOOL (LOCKS AND	THE REAL-TIME CLOCK IS COMPUTED	
00036				; AND THE SCHOOL	OL CLOCK	S ARE UPDA	ATED.	
00037				******	*******	********	*****	
00038		1000	>	ORG		1000H	BEGINNING ADDRESS IS 1000H.	
00039	1000	OF		SEI			SET INTERRUPT MASK.	
00040	1001	4F		CLR	A		DISABLE RTC	
00041	1002	B72016		STA	A	2016H	STANDBY INTERRUPT.	
00042	1005	8608		LDA	A	#08H	GENERATE AN INTERRUPT	
00043	1007	B72011		STA	A	2011H	;EVERY MINUTE.	
00044	100A	36FF		LDA	A	#OFFH	CONFIGURE ALL PDRA &	
00045	1000	B74000		STA	A	4000H	PDRB LINES	
00046	100F	B74002		STA	A	4002H	;AS OUTPUTS.	
00047	1012	8604		LDA	A	#04H	SET BIT 2 OF CRA & CRB	
00048	1014	B74001		STA	A	4001H	; TO ALLOW ACCESS TO	
00049	1017	B74003		STA	A	4003H	;PDRA & PDRB.	
00050	101A	8E007F		LDS		#007FH	;INITIALIZE STACK POINTER.	
00051	101D	8652		LDA	A	#52H	SEE IF THIS	
00052	101F	9100		CMP	A	OOH	; IS THE FIRST	
00053	1021	2721		BEQ		RESET	RESET OF THE SYSTEM.	
00054	1023	B72015		STA	A	2015H	RESET RTC SECONDS.	
00055	1026	8600		LDA	A	#OOH	SET SCHOOL CLOCK MIN =00.	
00056	1028	B72003		STA	A	2003H	WRITE TO RTC MINUTES.	
00057	102B	9701		STA	A	01H	SCHOOL CLOCK MIN IN RAM.	
00058	102D	B74000		STA	A	4000H	PUT MIN ON DISPLAY.	
00059	1030	9703		STA	A	OSH	RTC MIN IN RAM.	
00060	1032	8615		LDA	A	#15H	SET SCHOOL CLOCK HRS =15.	
00061	1034	B72004		STA	A	2004H	WRITE TO RTC HOURS.	
00062	1037	9702		STA	A	02H	SCHOOL CLOCK HOURS IN RAM.	
00063	1039	B74002		STA	А	4002H	;PUT HOURS ON DISPLAY.	
00064	1030	9704		STA	A	04H	RTC HOURS IN RAM.	
00065	103E	8652		LDA	A	#52H	SKIP THIS PART AFTER	
00066	1040	9700		STA	A	OOH	FIRST POWER-UP.	
00067	1042	2038		BRA		MONITR	SKIP RESET.	
00068				; *****	******	******	******	*****
-------	------	--------	--------	----------	----------	-----------	-----------	-------------------------------------
00069				; THIS	IS THE R	ESET ROUT	TINE THAT	I IS EMPLOYED AFTER
00070				; EVERY	POWER-L	P EXCEPT	THE FIRS	ST. UPON A POWER-UP, THE
00071				;REAL-	TIME CLO	CK AND SI	CHOOL CLO	OCK TIMES ARE COMPARED SO
00072				; THAT	THE SCHO	OL CLOCK:	S CAN BE	RESET TO THE CORRECT TIME.
00073				****	******	*****	******	*****
00074	1044	B62010		RESET	LDA	A	2010H	CLEAR RTC INTERRUPT BIT.
00075	1047	DE01			LDX		01H	SCHOOL CLOCK TIME.
00076	1049	DFOB		21. Q	STX		OBH	PREPARE TO CONVERT TO 12 HR FORMAT.
00077	104B	BD1087	>		JSR		HRS12	12 HOUR FORMAT.
00078	104E	DE13			LDX		13H	GET RESULT AND
00079	1050	DFOD			STX		ODH	STORE AT ODH, OEH.
08000	1052	B62003		BADRD	LDA	A	2003H	RTC MINUTES.
00081	1055	F62014			LDA	в	2014H	; VALID
00082	1058	C501			BIT	в	#01H	FREAD
00083	105A	26F6			BNE		BADRD	; ?
00084	1050	9703			STA	A	OSH	; IF YES, STORE MINUTES.
00085	105E	9713			STA	A	13H	
00086	1060	B62004			LDA	A	2004H	RTC HOURS.
00087	1063	F62014			LDA	B	2014H	; VALID
00088	1066	C501			BIT	в	#01H	; READ
00089	1068	26E8			BNE		BADRD	; ?
00090	106A	9704			STA	A	04H	; IF YES, STORE HOURS.
00091	106C	DE03			LDX		03H	PUT RTC TIME
00092	106E	DFOB			STX		OBH	AT OBH, OCH.
00093	1070	BD1087	\geq		JSR		HRS12	CONVERT RTC TIME TO 12 HR FORMAT.
00094	1073	BD10C3	>		JSR		MINCAL	;CALCULATE MIN DIFFERENCE.
00095	1076	BD1097	\geq		JSR		HRSCAL	CALCULATE HRS DIFFERENCE.
00096	1079	BD1109	>		JSR		PULSER	UPDATE SCHOOL CLOCKS.

00097			*****	******	****	*******	*****
00098			; THIS :	IS THE MO	ONITOR RO	DUTINE WH	HICH WAITS FOR A CHANGE IN
00099			THE RE	EAL-TIME	CLOCK MI	INUTES OF	R A WWV END-OF-FRAME PULSE.
00100			WHEN B	EITHER O	F THESE (DCCURS, A	AN INTERRUPT ROUTINE IS
00101			;SERVIC	CED.			
00102			*****	******	*******	*******	****
00103	107C	0E	MONITR	CLI			CLEAR INTERRUPT MASK.
00104	1070	3E		WAT			WAIT FOR AN INTERRUPT FROM
00105							SEITHER WWV OR RTC.
00106	107E	20FC		BRA		MONITR	AFTER INTERRUPT HAS BEEN
00107							SERVICED, WAIT FOR ANOTHER.
00108			; * * * * * *	*****	*******	******	******
00109			; THIS F	ROUTINE (GIVES A D	ELAY OF	.9990 SECONDS AND IS USED
00110			WHEN E	EITHER SE	ENDING PL	JLSES TO	THE SCHOOL CLOCKS OR WAITING
00111			FOR TH	IE SCHOOL	CLOCKS	TO CATCH	I UP.
00112			*****	*****	******	******	****
00113	1080	CEF3E5	SECDLY	LDX		#62437	;THIS LOOP GIVES
00114	1083	09	LOOP1	DEX			A DELAY OF
00115	1084	26FD		BNE		LOOP1	;.9990 SEC.
00116	1086	39		RTS			GO BACK.
00117			*****	******	*******	******	******
00118			;THIS F	ROUTINE (ONVERTS	A 24-HOL	JR FORMAT TIME TO A 12-HOUR
00119			; FORMAT	TIME.			
00120			*****	*******	******	*******	******
00121	1087	9600	HRS12	LDA	Α	OCH .	HRS TO BE CONVERTED.
00122	1089	8888		ADD	A	#88H	TENS COMPLEMENT OF 12.
00123	103B	19		DAA			BCD RESULT.
00124	1080	2502		BCS		GTTH12	; IF POS, GO TO GTTH12.
00125	108E	960C		LDA	A	OCH	FIF NEG, HRS ARE ALREADY
00126	1090	9714	GTTH12	STA	A	14H	;IN A 12 HR FORMAT.
00127	1092	960B		LDA	А	OBH	;MOVE MINUTES INFORMATION
00128	1094	9713		STA	A	13H	;TO 12 HR LOCATION.
00129	1096	39		RTS			;GO BACK.

00130				**********	******	*****	******					
00131				;THIS ROUTINE (CALCULATI	ES THE N	JMBER OF HOURS THAT THE SCHOOL					
00132				CLOCKS MUST B	E ADVANCI	ED IN OR	DER TO BE SYNCHRONIZED WITH					
00133				FEITHER THE REA	EITHER THE REAL-TIME CLOCK OR WWV.							
00134				*****	******	******	*****					
00135	1097	960E		HRSCAL LDA	A	OEH	SCHOOL CLOCK HOURS TO BE SUBTRACTED					
00136							FROM WWV OR RTC HRS.					
00137	1099	8B66		ADD	A	#66H	; FORM					
00138	109B	43		COM	A		; TENS					
00139	1090	8B01		ADD	A	#01H	; COMPLEMENT.					
00140	109E	19		DAA			BCD RESULT.					
00141	109F	D614		LDA	в	14H	WWV OR RTC HOURS.					
00142	10A1	1B		ABA			; (WWV OR RTC)HRS - SCHOOL CLK HOURS.					
00143	10A2	19		DAA			;BCD RESULT.					
00144	10A3	2705		BEQ		HRSDIF	;NEEDED IF BOTH 12 HR TIMES HRS=00.					
00145	10A5	2503		BCS		HRSDIF	C=1 IMPLIES POS RESULT.					
00146	10A7	8B12		ADD	A	#12H	; IF NEG RESULT, ADD 12.					
00147	10A9	19		DAA			BCD RESULT.					
00148	10AA	9716		HRSDIF STA	A	16H	STORE HRS DIFF.					
00149	10AC	39		RTS			GO BACK.					
00150				********	*****	***	********					
00151				THIS ROUTINE	UPDATES '	THE VISU	AL DISPLAY OF THE SCHOOL CLOCK					
00152				;TIME LOCATED	IN RAM.	THIS ROL	JTINE IS ACCESSED IMMEDIATELY					
00153				;AFTER A PULSE	HAS BEEI	N SENT TI	D THE CLOCKS.					
00154				; ******** *****	******	*******	************					
00155	10AD	DEO1		UPDATE LDX		01H	SCHOOL CLK INFO.					
00156	10AF	DFOB		STX		OBH	;TEMPORARY REGISTER.					
00157	10B1	BD10EA	>	JSR		ADDMIN	; INCREMENT TIME.					
00158	10B4	DEOB		LDX		OBH	GET INCREMENTED TIME.					
00159	1086	DF01		STX		01H	;PUT SCHOOL CLOCK TIME IN RAM.					
00160	10B8	9601		LDA	A	01H	SCHOOL CLOCK MINUTES.					
00161	10BA	B74000		STA	A	4000H	MINUTES TO PIA.					
00162	10BD	9602		LDA	A	02H	SCHOOL CLK HOURS.					
00163	10BF	B74002		STA	A	4002H	HOURS TO PIA.					
00164	1002	39		RTS			;GO BACK.					

i.

00165			;*****	****	*****	*****	******
00166			;THIS	ROUTINE	CALCULATE	ES THE N	UMBER OF MINUTES THAT THE
00167			\$ SCHOOL	L CLOCKS	MUST BE	ADVANCE	D IN ORDER TO CATCH UP WITH
00168			FITHE	R WWV OR	THE REAL	-TIME CI	LOCK.
00169			*****	*****	*******	******	***********
00170	1003	5F	MINCAL	CLR	в		CLEAR COUNTER.
00171	1004	960D		LDA	A	ODH	SCHOOL CLOCK MINUTES.
00172	1006	9113	ZERMIN	CMP	A	138	SEE IF WWY OR RTC MINUTES
00173	1008	271D		BEQ		FINISH	; ARE THE SAME AS SCHOOL CLOCK MINUTES.
00174	10CA	3B01		ADD	A	#01H	; INCREMENT SCHOOL TIME 1 MINUTE.
00175	1000	19		DAA			BCD RESULT.
00176	10CD	50		INC	B		; INCREMENT COUNTER.
00177	10CE	8160		CMP	A	#60H	HOUR ROLLOVER?
00178	1000	2702		BEQ		EOHOUR	; IF YES, MAKE ADJUSTMENTS.
00179	10D2	20F2		BRA		ZERMIN	IF SAME, KEEP DETERMINING DIFFERENCE.
00180	1004	960E	EOHOUR	LDA	A	OEH	GET SCHOOL CLK HOURS.
00181	10D6	8801		ADD	A	#01H	; INCREMENT HOURS.
00182	1008	19		DAA			BCD RESULT.
00183	10D9	8112		CMP	A	#12H	; HOURS = 12?
00184	10DB	2705		BEQ		ZERHR	; IF YES, MAKE HOURS = 00.
00185	10DD	970E		STA	A	OEH	; IF NOT, STORE RESULT.
00186	10DF	4F		CLR	А		;SET MIN = $00.$
00187	10E0	20E4		BRA		ZERMIN	KEEP DETERMINING MIN DIFFERENCE.
00188	10E2	4F	ZERHR	CLR	A		;HRS= 00.
00189	10E3	970E		STA	A	OEH	;STORE HRS= 00.
00190	10E5	20DF		BRA		ZERMIN	KEEP DETERMINING MIN DIFFERENCE.
00191	10E7	D715	FINISH	STA	в	15H	STORE MIN DIFFERENCE.
00192	10E9	39		RTS			;GO BACK.

...

00193			5 *****	*******	*******	******	
00194			5 TH15 1	RUUTINE A	ADDS UNE	MINUTE	TU A 24 HOUR FORMAT BUD TIME,
00195			TAKIN	J INTU AU	CUUNT M.	INUTES RU	JLLOVER, HOURS RULLOVER, AND
00196			TENS (JF HOURS	ROLLOVER	R. EX;	23!59 + 00!01 = 00!00
00197			*****	*******	*******	*******	*********
00198	10EA	960B	ADDMIN	LDA	A	OBH	MINUTES TO BE INCREMENTED.
00199	10EC	8B01		ADD	A	#01H	; INCREMENT MINUTES.
00200	10EE	19		DAA			BCD RESULT.
00201	10EF	8160		CMP	A	#60H	;END OF HOUR?
00202	10F1	2703		BEQ		ENDHR	; IF YES, SET MINUTES= 00.
00203	10F3	970B		STA	A	OBH	; IF NO, STORE RESULT
00204	10F5	39		RTS			; AND GO BACK.
00205	10F6	4F	ENDHR	CLR	A		CLEAR MINUTES
00206	10F7	970B		STA	A	OBH	SAND ADD
00207	10F9	960C		LDA	A	OCH	JONE TO
00208	10FB	8B01		ADD	A	#01H	;HOURS.
00209	10FD	19		DAA			BCD RESULT.
00210	10FE	8124	X	CMP	A	#24H	; MIDNIGHT?
00211	1100	2703		BEQ		MIDNT	; IF YES, SET HRS= 00.
00212	1102	970C		STA	A	OCH	; IF NO, STORE RESULT AND
00213	1104	39		RTS			GO BACK.
00214	1105	4F	MIDNT	CLR	A		CLEAR HOURS SINCE
00215	1106	970C		STA	A	OCH	;IT IS MIDNIGHT.
00216	1108	39		RTS			;GO BACK.
00217			; **** *	*******	*******	******	******
00218			; THIS F	ROUTINE S	SENDS THE	E NUMBER	OF PULSES NEEDED TO SYNCHRONIZE
00219			THE S	CHOOL CLO	OCKS TO E	EITHER W	V OR THE REAL-TIME CLOCK.
00220			; IF THE	E NUMBER	OF PULSE	ES IS > 6	582 (11 HRS WORTH), THEN IT WILL
00221			; JUST I	AIT FOR	THE SCHO	DOL CLOCK	(S TO CATCH UP. IF THE SCHOOL
00222			\$ CLOCK	MINUTES	ARE = 59	P, A SWIT	ICH AT 5000H IS OPENED AND
00223			; CLOSEI) 10 TIME	ES TO SYN	NCHRONIZE	E ALL CLOCKS. IF THE SCHOOL
00224			; CLOCK	MINUTES	ARE = 00	0-49, A S	SWITCH AT 7000H IS CLOSED.
00225			*****	******	******	****	****

surver and the second s

00226	1109	9616		PULSER	LDA	A		16H	NUMBER OF HOURS DIFFERENCE.
00227	1108	2727			BEQ			PLSMIN	SKIP HRS PULSES IF =0.
00228	1100	8111			CMP	A		#11H	; IF HRS DIFF= 11,
00229	110	2742			BEN			WAIT	THEN WAIT.
00230	1111	C63E		PLSHRS	LDA	В		#62	;# PULSES TO BE SENT.
00231	1113	36		PLSOUT	PSH	A	١.		; SAVE
00232	1114	37			PSH	в			;DATA.
00233	1115	B75000			STA	A		5000H	SEND OUT A PULSE.
00234	1118	BD119D	2		JSR			SHTWAI	WAIT FOR .05 SEC.
00235	111B	BD1176	>		JSR			FIFMIN	SEE IF SCHOOL CLOCK
00236									;TIME = 50-58 MINUTES.
00237	111E	BD10AD	>		JSR			UPDATE	;UPDATE DISPLAY.
00238	1121	BD1080	>		JSR			SECDLY	WAIT TWO
00239	1124	BD1080	>		JSR			SECDLY	;SECONDS.
00240	1127	BD1185	2		JSR	2		CATUP	TIME TO CORRECT CLOCKS?
00241	112A	33			FUL	в			; RECOVER
00242	112B	32			PUL	A			;DATA.
00243	1120	5A			DEC	В			; ONE LESS PULSE TO SEND.
00244	112D	26E4			BNE			PLSOUT	;ALL 62 PULSES SENT ?
00245	112F	8B99			ADD	Α		#99H	SUBTRACT 1 FROM HOURS.
00246	1131	19			DAA				;BCD RESULT.
00247	1132	26DD			BNE			PLSHRS	HOURS CAUGHT UP ?
00248	1134	9615		PLSMIN	LDA	A		15H	;MINUTES DIFFERENCE.
00249	1136	2730			BEQ			ALSENT	;MINUTES TO BE SENT = 0 ?
00250	1138	36		MINAGN	PSH	A			SAVE DATA.
00251	1139	B75000			STA	A		5000H	SEND A PULSE.
00252	1130	BD119D	>		JSR			SHTWAI	WAIT FOR .05 SEC.
00253	113F	BD1176	>		JSR			FIFMIN	SEE IF SCHOOL CLOCK
00254									;TIME = 50-58 MINUTES.
00255	1142	BD10AD	>		JSR			UPDATE	;UPDATE DISPLAY.
00256	1145	BD1080	>		JSR			SECDLY	WAIT TWO
00257	1148	BD1080	>		JSR			SECDLY	SECONDS.
00258	114B	BD1185	\geq		JSR			CATUP	;TIME TO CORRECT CLOCKS?
00259	114E	32			PUL	A			RECOVER DATA.
00260	114F	4A			DEC	A			;ONE LESS PULSE TO SEND.
00261	1150	26E6			BNE			MINAGN	ALL PULSES SENT?
00262	1152	39			RTS				;GO BACK.

00263	1153	863C		WAIT	LDA	A	#60	;WAIT FOR
00264	1155	9015			SUB	A	15H	;(60-MINPUL) MIN.
00265	1157	C63C		ANMIN	LDA	B	#60	;COUNTER, 60 SEC= 1 MIN.
00266	1159	36		PAUSE	PSH	A		SAVE
00267	115A	37			PSH	B		;DATA.
00268	115B	BD1080	>		JSR		SECDLY	WAIT A SECOND.
00269	115E	33			PUL	в		\$ RECOVER
00270	115F	32			PUL	A		;DATA.
00271	1160	5A			DEC	в		;ONE LESS SECOND TO WAIT.
00272	1161	26F6			BNE		PAUSE	WAITED A MINUTE?
00273	1163	4A			DEC	A		;ONE LESS MINUTE TO WAIT.
00274	1164	26F1			BNE		ANMIN	;WAITED APPROPRIATE # OF MINUTES?
00275	1166	200D			BRA		PULSNT	GO BACK.
00276	1168	9601		ALSENT	LDA	A	01H	GET SCHOOL CLOCK MINUTES.
00277	116A	B74000			STA	A	4000H	DISPLAY MINUTES.
00278	116D	9602 -			LDA	A	02H	GET SCHOOL CLOCK HOURS.
00279	116F	B74002			STA	A	4002H	DISPLAY HOURS.
00280	1172	BD1080	>		JSR		SECOLY	WAIT A SECOND.
00281	1175	39		PULSNT	RTS			GO BACK.
00282				*****	*****	******	******	******
00283				; THIS F	ROUTINE I	DETERMIN	ES IF IT	IS NECESSARY TO CLOSE A SWITCH
00284				; BEFORE	E A PULSI	E IS SEN	T TO THE	SCHOOL CLOCKS. THE SWITCH WILL
00285				;BE CLO	DSED FROM	M OO MIN	UTES TO 4	49 MINUTES.
00286				*****	*****	******	******	******
00287	1176	9601		FIFMIN	LDA	A	01H	SCHOOL CLOCK MINUTES.
00288	1178	8159			CMP	A	#59H	; IF MIN = 59 ,
00289	117A	2705			BEQ		CLOSSW	THEN CLOSE THE SWITCH.
00290	1170	8851			ADD	A	#51H	SEE IF SCHOOL CLOCK
00291	117E	19			DAA			MINUTES ARE = 49-58.
00292	117F	2503			BCS		QED	; IF THEY ARE, DO NOT CLOSE SWITCH.
00293	1181	B77000		CLOSSW	STA	A	7000H	;CLOSE SWITCH.
00294	1184	39		QED	RTS			;GO BACK.

00295				;****	******	*****	****	******
00296				; THIS	ROUTINE	DETERMINE	ES IF THE	E SCHOOL CLOCKS MINUTES ARE = 59.
00297				; IF TH	EY ARE,	THEN 10 F	ULSES AF	RE SENT OUT SO THAT THEY MAY ALL
00298				BE SY	NCHRONIZ	ED TO ACT	FUALLY RE	EAD 59 MINUTES AFTER THE HOUR.
00299				*****	******	*****	******	****
00300	1185	9601		CATUP	LDA	A	01H	SCHOOL CLOCK MINUTES.
00301	1187	8159			CMP	A	#59H	TIME TO SYNCHRONIZE
00302	1189	2701			BEQ		ADVNC	SCHOOL CLOCKS?
00303	118B	39			RTS			; IF NOT, GO BACK.
00304	118C	860A		ADVNC	LDA	A	#OAH	; TEN PULSES TO SEND.
00305	118E	B75000		ANOTHR	STA	A	5000H	;SEND A PULSE.
00306	1191	36			PSH	A		SAVE DATA.
00307	1192	BD1080	>		JSR		SECDLY	;WAIT TWO
00308	1195	BD1080	>		JSR		SECDLY	SECONDS.
00309	1198	32			PUL	A		RECOVER DATA.
00310	1199	4 A			DEC	A		;ONE LESS PULSE TO SEND.
00311	119A	26F2			BNE		ANOTHR	ALL PULSES SENT?
00312	1190	39			RTS			; IF YES, GO BACK.
00313				; * * * * * *	******	****	*******	*****
00314				;THIS	ROUTINE	GIVES A I	DELAY OF	.05 SECOND AND IS USED IMMEDIATELY
00315				; BEFOR	E DETERM	INING IF	A PULSE	NEEDS TO BE SENT TO 7000H.
00316				*****	***	****	*******	****
00317	119D	CE0C35		SHTWAI	LDX		#3125	;THIS LOOP
00318	11A0	09		REDUCE	DEX	1		GIVES A DELAY
00319	11A1	26FD			BNE		REDUCE	;OF .05 SEC.
00320	11A3	39			RTS			;GO BACK.

00321				;*****	******	******	*****	*****
00322				;THIS I	S THE IN	ITERRUPT	PROGRAM.	AN INTERRUPT IS GENERATED IF
00323				;EITHER	THE REA	L-TIME (CLOCK MIN	NUTES ROLL OVER OR THE WWV DECODER
00324				HAS A	NEW FRAM	IE THAT H	HAS JUST	BEEN DECODED. THIS PROGRAM
00325				; DETERN	INES WHI	CH DEVIC	CE GENERA	ATED THE INTERRUPT AND TAKES THE
00326				: APPROF	RIATE AC	TION FOR	R EACH CA	ASE. IF THE REAL-TIME CLOCK
00327				; GENERA	ATED THE	INTERRU	PT, THEN	THE SCHOOL CLOCKS ARE SIMPLY
00328				; ADVANO	ED BY ON	E MINUTE	E. IF, C	IN THE OTHER HAND, THE WWV DECODER
00329				; GENERA	TED THE	INTERRUP	PT, THEN	THE DIFFERENCE BETWEEN WWV AND
00330				THE SC	HOOL CLO	OCKS IS (COMPUTED	AND THE SCHOOL CLOCKS ARE
00331				; UPDATE	ED (ASSUN	IING THE	WWV TIME	IS DETERMINED TO BE VALID).
00332				*****	*******	*******	*******	*********
00333	11A4	B62010		INTRPT	LDA	A	2010H	;CHECK RTC INTERRUPT
00334	11A7	8508 /			BIT	A	#08H	STATUS REGISTER.
00335	11A9	270A			BEQ		WWVINT	; IF BIT 3 IS NOT SET,
00336								;WWV GENERATED THE INTERRUPT.
00337	11AB	4F			CLR	A		PREPARE TO
00338	11AC	9716			STA	A	16H	SEND ONE
00339	11AE	4C			INC	A		;PULSE TO
00340	11AF	9715			STA	A	15H	SCHOOL CLOCKS.
00341	1181	BD1109	>		JSR		PULSER	;SEND ONE PULSE TO CLOCKS.
00342	11B4	3B			RTI			;GO BACK TO MONITOR PROGRAM.
00343	1185	DE01		WWVINT	LDX		01H	;CONVERT SCHOOL
00344	11B7	DFOB			STX		OBH	;CLOCK TO
00345	11B9	BD1087	>		JSR		HRS12	;12 HOUR FORMAT
00346	11BC	DE13			LDX		13H	;AND STORE
00347	11BE	DFOD			STX		ODH	;AT ODH.
00348	1100	FE3000			LDX		3000H	;WWV TIME.
00349	1103	DFOB			STX		OBH	PREPARE TO ADD 1 MINUTE.
00350	11C5	DF05			STX		05H	;WWV TIME LOCATIONS.
00351	1107	9007			CPX		07H	\$2 SUCCESSFUL DECODES
00352	1109	2647			BNE		NOGOOD	; IN A ROW ?
00353	11CB	9009			CPX		09H	;3 SUCCESSFUL DECODES
00354	11CD	2643			BNE		NOGOOD	;IN A ROW ?

00355	11CF	BD10EA	>		JSR		ADDMIN	;IF YES, ADD 2 MINUTES
00356	11D2	BD10EA	>		JSR		ADDMIN	;TO WWV TIME.
00357	1105	D60C			LDA	В	OCH	;WWV HOURS (24).
00358	1107	B66000			LDA	A	6000H	;EST, DST SWITCH.
00359	11DA	8405			AND	A	#05H	;MASK ALL BUT DO, D2.
00360	11DC	8B66			ADD	A	#66H	; FORM
00361	11DE	43			COM	A		; TENS
00362	11DF	8B01			ADD	A	#01H	; COMPLEMENT.
00363	11E1	19			DAA			;BCD RESULT.
00364	11E2	1B			ABA			WWV HOURS - (4 OR 5).
00365	11E3	19		90	DAA			BCD RESULT.
00366	11E4	2503			BCS		WVTIME	; IF POS RESULT, PROCEED AS NORMAL.
00367	11E6	8B24			ADD	A	#24H	;ADD 24 TO GET A POSITIVE #.
00368	11E8	19			DAA			;BCD RESULT.
00369	11E9	970C		WVTIME	STA	А	OCH	;24 HOUR WWV LOCAL TIME.
00370	11EB	BD1087	>		JSR		HRS12	SCONVERT TO 12 HR FORMAT.
00371	11EE	BD10C3	>		JSR		MINCAL	;CALCULATE MIN PULSES.
00372	11F1	BD1097	>		JSR		HRSCAL	CALCULATE HRS PULSES.
00373	11F4	C63A			LDA	в	#58	****
00374	11F6	BD1080	>	SECAGN	JSR		SECDLY	; DELAY OF
00375	11F9	5A			DEC	в		; 58 SECONDS.
00376	11FA	26FA			BNE		SECAGN	****
00377	11FC	BD1109	>		JSR		PULSER	SEND OUT APPROPRIATE # OF PULSES.
00378	11FF	B72015			STA	A	2015H	RESET RTC SECONDS.
00379	1202	DE01			LDX		01H	;PUT SCHOOL CLOCK
00380	1204	FF2003			STX		2003H	;TIME IN RTC,
00381	1207	DFO3			STX		03H	;RTC IN RAM.
00382	1209	8602			LDA	A	#02H	;PUT 2 SECONDS INTO REAL-TIME CLOCK TO
00383	120B	B72002			STA	A	2002H	;ACCOUNT FOR THE SECONDS LOST IN PULSER
00384	120E	B62010			LDA	A	2010H	MAKE SURE INTERRUPT STATUS
00385								REGISTER IS CLEARED.
00386	1211	ЗB			RTI			;GO BACK TO MAIN PROGRAM.

00387	1212	DE07		NOGOOD	LDX	
00388	1214	DFOB			STX	
00389	1216	BD10EA	>		JSR	
00390	1219	DEOB			LDX	
00391	121B	DF09			STX	
00392	121D	DE05			LDX	
00393	121F	DFOB			STX	
00394	1221	BD10EA	>		JSR	
00395	1224	DEOB			LDX	
00396	1226	DF07			STX	
00397	1228	CE30D4			LDX	
00398	122B	09		WWVDLY	DEX	
00399	1220	26FD			BNE	
00400	122E	38			RTI	
00401					END	

07H	;ADD 1 MIN TO
.OBH	SECOND MOST RECENT
ADDMIN	;WWV TIME AND
OBH	STORE AT THIRD
09H	;MOST RECENT LOCATION.
05H	;ADD 1 MIN TO
OBH	MOST RECENT WWV
ADDMIN	TIME AND STORE AT
OBH	SECOND MOST
07H	RECENT LOCATION.
#12500	;WAIT UNTIL WWV
	; INTERRUPT PULSE
WWVDLY	; IS OVER.
	; GO BACK TO MAIN PROGRAM.
	;END OF CODE

Tektronix M6800 ASM V3.3 Symbol Table

%WWVO (default) Section (122F)

ADDMIN - 10EA	ADVNC 118C	ALSENT - 1168	ANMIN 1157	ANOTHR - 118E
BADRD 1052	CATUP 1185	CLOSSW - 1181	ENDHR 10F6	EOHOUR - 10D4
FIFMIN - 1176	FINISH - 10E7	GTTH12 - 1090	HRS12 1087	HRSCAL - 1097
HRSDIF - 10AA	INTRPT - 11A4	LOOP1 1083	MIDNT 1105	MINAGN - 1138
MINCAL - 10C3	MONITR - 107C	NOGOOD - 1212	PAUSE 1159	PLSHRS - 1111
PLSMIN - 1134	PLSOUT - 1113	PULSER - 1109	PULSNT - 1175	QED 1184
REDUCE - 11A0	RESET 1044	SECAON - 11F6	SECDLY - 1080	SHTWAI - 119D
UPDATE - 10AD	WAIT 1153	WVTIME - 11E9	WWVDLY - 122B	WWVINT - 1185
ZERHR 10E2	ZERMIN - 10C6			

THE REPORT OF THE PARTY WARDER STATES

401 Source Lines 401 Assembled Lines 14077 Bytes available

11

>>> No assembly errors detected <<<



Pulser Routine





E MIN Y RETURN FROM DIFF = 00 ? SUBROUTINE N SEND Α PULSE AT G 5000 H EXECUTE FIFMIN ¢ UPDATE ROUTINES WAIT FOR 2 SECONDS EXECUTE CATCH-UP ROUTINE DECREMENT MIN DIFF F

Pulser Routine - Cont.



Pulser Routine - Cont.



Interrupt Routine



Interrupt Routine - Cont.



Determine Minutes Difference Routine



Hours Difference Routine



24 Hr. Format Time to 12 Hr. Format Time Routine



Add One Minute to a 24 Hr. Format Time Routine





APPENDIX IV

BOARD LAYOUTS AND PIN DIAGRAMS OF NEW MASTER CLOCK AND WWV DECODER



* - ON BACK SIDE OF BOARD

Board Layout - Master Clock

R7- 3.3K RI- 10K R8- 3.3 K RZ- IK R9 - 10K R3 - 3.3 K R10 - 4.7K R4 - 200K R11 - 1M R5 - 154 K R12 - 1M R13 - 1M R6 - 390K C5 - .1 HF C1-20pF C6 - .46 HF C2 - 9 - 35 pF var. C3 - 20 pF C4 - 20pF D6 - 1N914 DI - IN914 (Si) D2 - IN34A (Ge) D3 - IN34 A D4 - IN914 05 - IN34A QI - 2N2222 QZ - 2N2222 XI - 32.768 KHZ

C7 - .01μF C8 - 500μF

X2 - 2.000 MHZ

Master Clock Discrete Components



Pin Diagram - Master Clock



Pin Diagram - Master Clock



*NOTE - CAPACITORS NOT SHOWN ARE JUF BYPASS REFER TO FIGURE 12 OR PIN DIAGRAM FOR COMPONENT VALUES I - BACK OF BOARD

Board Layout - WWV Decoder







Pin Diagram - WWV Decoder

APPENDIX V

WWV RECEIVER AND POWER SUPPLY SCHEMATICS



SCHEMATIC DIAGRAM

NOTE (1) ALL RESISTANCE VALUES ARE INDICATED IN "OFM" (K=10³ OMM) (2) ALL CAPACITANCE VALUES ARE INDICATED IN "µF" (P=10⁴ µF)

Radio Shack WWV Receiver Cat. No. 12-159A

Source : Owner's Manual



Power Supply Schematic

APPENDIX VI

MASTER CLOCK, WWV DECODER, AND POWER SUPPLY ITEMIZED COSTS

.

i.

TABLE II

MASTER CLOCK PRICE LIST

QUANTITY	DESCRIPTION	UNIT PRICE	AMOUNT
QUANTITY 1 1 1 1 1 1 1 1 1 1 5 4 2 1 1 1 2 5 7 10 4 1 1 20 1	MC6802 Microprocessor MC6821 PIA 2716 EPROM MM58167 Clock 74LS154 TTL IC SCS11C3 Optoisolator MOC3010 Optoisolator LM555 Timer 2.0 MHz Crystal 32.768 KHz Crystal 74LS125 TTL IC 74LS02 TTL IC 74LS08 TTL IC 74LS08 TTL IC 74LS08 TTL IC 74LS04 TTL IC LM339 Comparator TIL 321 Display DIP Jumper 40 Pin Socket 24 Pin Socket 14 Pin Socket 14 Pin Header Triac SCR Perfboard .lµF Capacitor Project Box	UNIT PRICE \$7.95 \$4.95 \$5.95 \$8.95 \$.99 \$1.19 \$1.25 \$.39 \$5.95 \$3.95 \$.49 \$.79 \$.35 \$.29 \$.29 \$.29 \$.29 \$.29 \$.29 \$.29 \$.29 \$.29 \$.29 \$.29 \$.69 \$.29 \$.63 \$.38 \$.38 \$.30 \$.38 \$.30 \$.38 \$.30 \$.27 \$.72 \$1.49 \$.99 \$.5.14 \$.12 \$9.95	AMOUNT \$ 7.95 \$ 4.95 \$ 5.95 \$ 8.95 \$ 8.95 \$ 1.19 \$ 1.25 \$ 1.17 \$ 5.95 \$ 3.95 \$ 2.45 \$ 3.16 \$.29 \$.29 \$.3.16 \$.29 \$.20 \$.29 \$.29 \$.29 \$.20 \$.29 \$.20 \$.29 \$.29 \$.29 \$.29 \$.29 \$.29 \$.29 \$.29 \$.29 \$.20 \$.29 \$.20 \$
T	Miscellaneous	91.09 TOTAL	\$10.00
		TOTAL	220.22
TABLE III

QUANTITY	DESCRIPTION	UNIT	PRICE	AMOUNT
3	74121 TTL IC	\$.39	\$ 1.17
3	74LS164 TTL IC	\$.45	\$ 1.35
2	74LS74 TTL IC	\$.45	\$.90
1	74LS123 TTL IC	\$1	.25	\$ 1.25
l	7420 TTL IC	\$.25	\$.25
1 **	74LS90 TTL IC	\$.69	\$.69
1	74LS04 TTL IC	\$.29	\$.29
1	74LS00 TTL IC	\$.19	\$.19
1	LM741 Op Amp	\$.35	\$.35
2.	LM1458 Op Amp	\$.59	\$ 1.08
l	LM339 Comparator	\$.69	\$.69
1	Project Box	\$2	.99	\$ 2.99
2	16 Pin Socket	\$.30	\$.60
15	14 Pin Socket	\$.27	\$ 4.05
	Miscellaneous			\$ 5.00
		TO	TAL	\$20.85

WWV DECODER PRICE LIST

TABLE IV

POWER SUPPLY PRICE LIST

QUANTITY	DESCRIPTION	UNIT P	RICE	AMOUNT
1	Transformer	\$ 6	.29	\$ 6.29
2	1000µF Capacitor	\$ 1	. 59	\$ 3.18
l	2200 μ F Capacitor	\$ 2	.49	\$ 2.49
l	Switch	\$ 1	.89	\$ 1.89
1	Rectifier	\$ 1	. 59	\$ 1.59
1	LM323 Regulator	\$ 5	.95	\$ 5.95
1	7912 Regulator	\$ 1	. 59	\$ 1.59
1	7812 Regulator	\$ 1	.59	\$ 1.59
1	Neon Lamp	\$.99	\$.99
1	Battery Holder	\$.89	\$.89
1	Fuse Holder	\$.89	\$.89
5	Binding Post	\$.40	\$ 2.00
1	Project Box	\$10	.95	\$10.95
	Miscellaneous			\$ 8.00
		TOT	AL	\$48.29

APPENDIX VII

TROUBLESHOOTING GUIDE

Master Clock

There are no adjustments required on the master clock and, theoretically, it should never require servicing. If something should go wrong, the most likely cause is a "glitch" that has caused the microprocessor in the master clock to get "lost". As a first step, the system should be turned off and the first power-up procedure (see APPENDIX I) should be followed. If the problem persists, a component in the master clock is probably defective (assuming the power supply voltages are correct) and will have to be replaced. Using the materials provided in the APPENDICES of this thesis and the master clock description in the main text, a good technician should be able to isolate the problem.

WWV Decoder

The real-time clock inside the master clock will lose about four seconds per day if it is not updated with WWV time information. At this rate, it would take about two weeks for the school clocks to lose one minute. Ordinarily, the real-time clock will be updated with WWV time information at least once a day. This means that if the school clock time differs from WWV time by more than one minute, something associated with the decoder is either malfunctioning or incorrectly adjusted.

To see if the WWV decoder is interrupting the microprocessor in the master clock, pin 7 on the DIP jumper from the decoder to the master clock should be probed with a logic probe. At one second after the beginning of the

minute, a 0.1 second high pulse should appear on pin 7. If this is not the case over a period of several minutes, the decoder is not transferring any information to the master clock. The most likely reason for this is an incorrectly adjusted "gain control" knob on the decoder (see APPENDIX I), a detuned receiver, or an inadequate signal from WWV due to unfavorable atmospheric conditions. If a clear, non-fading signal is heard at the speaker (remember that the volume control on the receiver can be turned without affecting the decoder) and the "gain control" knob is properly adjusted, but no interrupt occurs, then something in the decoder is either incorrectly adjusted or defective. As with the master clock, the APPENDIX materials and the description of decoder operation in the main text should allow a good technician to isolate the problem.

John E. Pfeifer, Jr., was born on May 29, 1959, in Louisville, Kentucky to John E., Sr., and Mary Margaret Pfeifer. He graduated from Saint Xavier High School in May 1977, and entered the University of Louisville in the fall of 1977. He received the Bachelor of Science degree from the Speed Scientific School, University of Louisville, in December, 1980. He received the Master of Engineering degree with Specialization in Electrical Engineering, from the Speed Scientific School, University of Louisville, in May, 1983.

VITA